User Manual

Tektronix

VX4801
Programmable Digital I/O Module

070-9153-03

This document applies for firmware version 1.00 and above.
WARRANTY

Tektronix warrants that this product will be free from defects in materials and workmanship for a period of three (3) years from the date of shipment. If any such product proves defective during this warranty period, Tektronix, at its option, either will repair the defective product without charge for parts and labor, or will provide a replacement in exchange for the defective product.

In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the warranty period and make suitable arrangements for the performance of service. Customer shall be responsible for packaging and shipping the defective product to the service center designated by Tektronix, with shipping charges prepaid. Tektronix shall pay for the return of the product to Customer if the shipment is to a location within the country in which the Tektronix service center is located. Customer shall be responsible for paying all shipping charges, duties, taxes, and any other charges for products returned to any other locations.

This warranty shall not apply to any defect, failure or damage caused by improper use or improper or inadequate maintenance and care. Tektronix shall not be obligated to furnish service under this warranty a) to repair damage resulting from attempts by personnel other than Tektronix representatives to install, repair or service the product; b) to repair damage resulting from improper use or connection to incompatible equipment; or c) to service a product that has been modified or integrated with other products when the effect of such modification or integration increases the time or difficulty of servicing the product.

THIS WARRANTY IS GIVEN BY TEKTRONIX WITH RESPECT TO THIS PRODUCT IN LIEU OF ANY OTHER WARRANTIES, EXPRESSED OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. TEKTRONIX' RESPONSIBILITY TO REPAIR OR REPLACE DEFECTIVE PRODUCTS IS THE SOLE AND EXCLUSIVE REMEDY PROVIDED TO THE CUSTOMER FOR BREACH OF THIS WARRANTY. TEKTRONIX AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.
EC Declaration of Conformity

We

Tektronix Holland N.V.
Marktweg 73A
8444 AB Heerenveen
The Netherlands

declare under sole responsibility that the

**VX4801**

meets the intent of Directive 89/336/EEC for Electromagnetic Compatibility. Compliance was demonstrated to the following specifications as listed in the Official Journal of the European Communities:

EN 55011 Class A Radiated and Conducted Emissions
EN 50081-1 Emissions:
   EN 60555-2 AC Power Line Harmonic Emissions
EN 50082-1 Immunity:
   IEC 801-2 Electrostatic Discharge Immunity
   IEC 801-3 RF Electromagnetic Field Immunity
   IEC 801-4 Electrical Fast Transient/Burst Immunity
   IEC 801-5 Power Line Surge Immunity

To ensure compliance with EMC requirements this module must be installed in a mainframe which has backplane shields installed which comply with Rule B.7.45 of the VXIbus Specification. Only high quality shielded cables having a reliable, continuous outer shield (braid & foil) which has low impedance connections to shielded connector housings at both ends should be connected to this product.
The programming examples in the manual (see Section 4) are written in Microsoft GW BASIC, using the following commands.

CALL ENTER (R$, LENGTH%, ADDRESS%, STATUS%)  
Inputs data into the string R$ from the IEEE-488 instrument whose decimal primary address is in the variable ADDRESS%. LENGTH% = the number of bytes read from the instrument. STATUS% = '0' if the transfer was successful or an '8' if an operating system timeout occurred in the PC. To use the CALL ENTER statement, the string R$ must be set to a string of spaces whose length is greater then or equal to the maximum number of bytes expected from the VX4801.

CALL SEND (ADDRESS%, OUT$, STATUS%)  
Outputs the contents of the string variable OUT$ to the IEEE-488 instrument whose decimal primary address is in the variable ADDRESS%. The variable STATUS% is a '0' if the transfer was successful and an '8' if an operating system timeout occurred in the PC.

END  Terminates the program.

FOR/NEXT  Repeats the instructions between the FOR and NEXT statements for a defined number of iterations.

GOSUB n  Runs the subroutine beginning with line n. The end of the subroutine is marked with a RETURN statement. When the subroutine reaches the RETURN statement, execution will resume on the line following the GOSUB command.

GOTO n  Program branches to line n.

IF/THEN  Sets up a conditional IF/THEN statement. Used with other commands, so that IF the stated condition is met, THEN the command following is effective.

REM or '  All characters following the REM command or a ' are not executed.

RETURN  Ends a subroutine and returns operation to the line after the last executed GOSUB command.

<CR>  Carriage Return character, decimal 13.

<LF>  Line Feed character, decimal 10.

---

**VX4801 PROGRAMMABLE DIGITAL I/O MODULE QUICK REFERENCE GUIDE**

Numbers in parentheses refer to the page(s) in the Operating Manual.

**SETUP**
Be sure all switches are correctly set. (p. 1 - 4)
Follow Installation guidelines. (p. 2 - 1)

The default condition of the VX4801 Module after the completion of power-up self test is as follows:
- All I/O pins tri-stated
- All bytes defined as inputs, active high
- All external handshake lines disabled
- Request True interrupts disabled

**LEDs**
When lit, the LEDs indicate the following:
- Power power supplies functioning
- Failed module failure
- MSG module is processing a VMEbus cycle
- RFI a VXI backplane interrupt is requested
- RFD the external device strobes ready for data
- DAV Data Available line is low
- DRD the external device strobes data ready
- DAK Data Acknowledge line is low
- ERR a programming error has occurred
- I/O the current byte is programmed as an output
- TRI the current byte is tri-stated
- B7-B0 indicate the state of each bit of the currently displayed byte. Lit indicates the bit is high (TTL logic "1")
- BYTE indicate which of the six bytes the bit LEDs (B7-B0 LEDs) are currently displaying, as follows:

<table>
<thead>
<tr>
<th>Byte Selected</th>
<th>LED status: Byte 2</th>
<th>Byte 1</th>
<th>Byte 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>unlit</td>
<td>unlit</td>
<td>unlit</td>
</tr>
<tr>
<td>1</td>
<td>unlit</td>
<td>unlit</td>
<td>lit</td>
</tr>
<tr>
<td>2</td>
<td>unlit</td>
<td>lit</td>
<td>unlit</td>
</tr>
<tr>
<td>3</td>
<td>unlit</td>
<td>lit</td>
<td>lit</td>
</tr>
<tr>
<td>4</td>
<td>lit</td>
<td>unlit</td>
<td>unlit</td>
</tr>
<tr>
<td>5</td>
<td>lit</td>
<td>unlit</td>
<td>lit</td>
</tr>
</tbody>
</table>
**SYSTEM COMMANDS**

The following VXIbus Instrument Protocol non-data commands are initiated by the VX4801's commander and will affect the module:

CLEAR - The module clears its VXIbus interface and any pending commands. Current module operations are unaffected.

TRIGGER - The trigger command has no effect on the VX4801 card.

BEGIN NORMAL OPERATION - The module will begin operation if it has not already done so.

READ PROTOCOL - The module will return its protocol to its commander.

READ STATUS - The module will return its status to its commander.

---

**COMMAND SYNTAX**

Command protocol and syntax for the VX4801 Module is as follows:

1) Each command consists of a string of up to 255 characters. Every command must end with either a line feed (\<LF\>) or a semi-colon (;) delimiter. A \<CR\> is treated as a white space character, and is ignored if received.

2) All commands are operated on in the order they are received, and executed when the delimiter is received.

3) If a given parameter is omitted within a command, either its default state or its last programmed state will be in effect (depending on the particular command issued).

4) Any character may be sent in either upper or lower case form.

5) Any of the following white space characters are allowed within the command string, and are ignored by the module:
   - 00-09, 0B-20: 80-89, 8B-90

6) Any command syntax or programming errors will cause the command to be ignored, and an error will be flagged. All commands up to the occurrence of the error will remain valid. The invalid command and all subsequent commands will be lost, and no commands will be accepted until the error condition is cleared.

7) All responses from the module are terminated by a carriage return and line-feed \<CR\> \<LF\>.

---

**MODULE COMMANDS**

I specifies which bytes are to be read, the order in which they are to be read (and reported), and any masks to be overlaid onto the data prior to reporting it. Returns ASCII hex data representing all input bytes, selected input and/or output bytes, or selected bits of a byte (by using a mask). (3 - 5)

L specifies the data to be output, the order of output, and any masks to be overlaid onto the data prior to output. The ASCII hex data representing all output bytes, selected output bytes, single bits of a byte, or mask overlays onto the byte(s) can be used to update the cards' output data latches. (3 - 8)

M command defines which bytes are inputs and which are outputs, and their active logic sense (active high true or active low true). (3 - 12)

P specifies the active edge of the handshake signals (positive or negative edge triggered). (3 - 14)

Q reads the current state of the module: (3 - 15)
   - error data: the state of the external handshake lines (DRD,RFD); the current tri-state condition of the I/O latches; the programmed I/O configuration; the programmed active edges of the handshake signals, and whether the handshake(s) are active; the programmed logic sense of each latch; the programmed external tri-state level of each latch.

R resets the board to its power-up state. (3 - 18)

S executes a self test, and then returns to its power-up state. (3 - 19)

T specifies whether output bytes are tri-stated (high-impedance), or active. This command is logically OR'ed with the external tri-state lines. (3 - 20)

U specifies the conditions for which the inputs and outputs are updated (update on command, or update on external handshake control). (3 - 21)

VER returns the current software revision level of the board. (3 - 23)

X enables or disables the VXI Request True interrupt. This interrupt can be programmed to be active when an error occurs, when either external handshake is valid (DRD,RFD), or when any combination of the three occurs. (3 - 24)

Z specifies the active level of the external tri-state control lines ETS0, ETS5 - ETS9 (active high true or active low true). (3 - 25)
# Table of Contents

## Section 1
**General Information and Specifications**
- Introduction ........................................................................................................ 1 – 1
- Controls And Indicators ..................................................................................... 1 – 4
  - Switches .......................................................................................................... 1 – 4
  - Fuses .............................................................................................................. 1 – 5
  - LEDs ............................................................................................................... 1 – 6
- BITE (Built-In Test Equipment) .......................................................................... 1 – 7
- Glossary ............................................................................................................ 1 – 9
- Specifications ..................................................................................................... 1 – 10

## Section 2
**Preparation For Use**
- Installation Requirements And Cautions ............................................................ 2 – 1
- Installation Procedure ......................................................................................... 2 – 2
- Installation Checklist .......................................................................................... 2 – 4

## Section 3
**Operation**
- Overview ........................................................................................................... 3 – 1
- Power-up ............................................................................................................ 3 – 2
- System Commands ............................................................................................. 3 – 2
- Module Operation .............................................................................................. 3 – 2
  - Command Syntax ............................................................................................ 3 – 2
  - Command Summary ....................................................................................... 3 – 3
  - Command Descriptions .................................................................................. 3 – 5
- SYSFAIL, Self Test, and Initialization .................................................................. 3 – 26

## Section 4
**Programming Examples**
- Definition of BASIC Commands ........................................................................ 4 – 1
- Programming Example In BASIC ......................................................................... 4 – 2

## Appendices
- Appendix A – VXibus Operation ........................................................................ A – 1
- Appendix B – Input/Output Connections ............................................................... A – 7
- Appendix C – VXI Glossary ................................................................................ A – 9
- Appendix D – User Service ................................................................................ A – 17
- Appendix E – Performance Verification ............................................................... A – 19
General Safety Summary

Review the following safety precautions to avoid injury and prevent damage to this product or any products connected to it.

*Only qualified personnel should perform service procedures.*

While using this product, you may need to access other parts of the system. Read the *General Safety Summary* in other system manuals for warnings and cautions related to operating the system.

Injury Precautions

**Avoid Electric Overload**
To avoid electric shock or fire hazard, do not apply a voltage to a terminal that is outside the range specified for that terminal.

**Do Not Operate Without Covers**
To avoid electric shock or fire hazard, do not operate this product with covers or panels removed.

**Use Proper Fuse**
To avoid fire hazard, use only the fuse type and rating specified for this product.

**Do Not Operate in Wet/Damp Conditions**
To avoid electric shock, do not operate this product in wet or damp conditions.

**Do Not Operate in an Explosive Atmosphere**
To avoid injury or fire hazard, do not operate this product in an explosive atmosphere.

Product Damage Precautions

**Provide Proper Ventilation**
To prevent product overheating, provide proper ventilation.

**Do Not Operate With Suspected Failures**
If you suspect there is damage to this product, have it inspected by qualified service personnel.
Safety Terms and Symbols

Terms in This Manual

These terms may appear in this manual:

**WARNING.** Warning statements identify conditions or practices that could result in injury or loss of life.

**CAUTION.** Caution statements identify conditions or practices that could result in damage to this product or other property.

Terms on the Product

These terms may appear on the product:

- **DANGER** indicates an injury hazard immediately accessible as you read the marking.
- **WARNING** indicates an injury hazard not immediately accessible as you read the marking.
- **CAUTION** indicates a hazard to property including the product.

Symbols on the Product

The following symbols may appear on the product:

- DANGER: High Voltage
- Protective Ground (Earth) Terminal
- ATTENTION: Refer to Manual
- Double Insulated

Certifications and Compliances

Overvoltage Category

Overvoltage categories are defined as follows:

- **CAT III:** Distribution level mains, fixed installation
- **CAT II:** Local level mains, appliances, portable equipment
- **CAT I:** Signal level, special equipment or parts of equipment, telecommunication, electronics
Introduction

The VX4801 Module is a printed circuit board assembly for use in a mainframe conforming to the VXIbus Specification, such as the VX1400 or VX1401 "C" size mainframe used in the Tek/CDS IAC System. The VX4801 provides 48 optically isolated TTL- or CMOS-compatible bidirectional digital I/O lines.

The VX4801 is especially useful in applications which require isolation between the UUT (Unit Under Test) and the test equipment. This is often the case when the possibility exists of a ground loop between the UUT and the test station ground. This can occur when the UUT has its own floating power source, as is often the case in space-craft components or sub-assemblies.

The 48 programmable I/O signal lines are organized as six 8-bit bytes. Each of the six bytes can be independently configured under full program control. All commands and responses are in ASCII hex notation for ease of programming, and to insure compatibility with the widest range of systems controllers. Program controlled parameters include:

- selection of any byte as either input or output
- definition of masks for input and output data
- latch input data or control output data on software command basis or on external handshake
- logic sense of input, output and handshake lines
- full reporting of operating parameters at any time

The data output can be controlled as bits, as individual bytes, and as groups of bytes. Output is controlled on a command basis, or on a qualified basis using external handshakes.
Data input is also fully under program control. The module can report the state of all input bytes, groups of input and/or output bytes, and single bits of a byte. Input data can be updated on a command request basis, or on a qualified basis using external handshakes.

User-defined masks can be overlaid on the data prior to output. Masks may also be applied to individual input bytes before they are returned to the system controller to improve data post-processing speed and ease of data interpretation.

The sense of inputs, outputs, and handshake lines can be set to either active high or active low under program control. The active edge can also be programmed for handshake lines. All I/O lines are both TTL and CMOS compatible, with up to 24 mA of sink current provided for each output. The I/O section of the module is fully isolated from system ground using opto-isolators and an isolated power supply contained on the module.

External (handshake) control signals are provided for output and input data control. Output data control signals are Ready For Data (RFD), Data Available (DAV), and External Tri-State control (ETS0 - ETSS). Input data control signals are Data Ready (DRD) and Data Acknowledge (DAK).

The VX4801 provides full access to system status information, which is especially helpful during system trouble-shooting, software de-bugging, and operational system checks. At any time, the system controller can read the state of the external handshake lines, the programmed I/O configuration, the programmed active edges of all handshake signals, which handshake signals are active, the programmed logic sense of each I/O byte, the tri-state condition of each output byte, and up-to-date error data.

Built-in-Test-Equipment (BITE) is provided on the module by an internal loop-back path that allows the module to be tested with its outputs tri-stated, verifying I/O paths for each byte. A self test is automatically performed on power up, or upon command. Front panel LEDs indicate the status of power, assertion of the VMEbus signal SYSFAIL*, backplane cycles, data handshake signals, and individual I/O bits. In addition, the Query command can be used to determine the current state of the module during operation.

Note that certain terms used in this manual have very specific meanings in the context of a VXIbus System. These terms are defined in the VXIbus Glossary (Appendix C).
Controls And Indicators

The following controls and indicators are provided to select and display the functions of the VX4801 Module’s operating environment. See Figures 1 and 2 for their physical locations.

Switches

Logical Address Switches

Each function module in a VXIbus System must be assigned a unique logical address, from 1 to 255 decimal. The base VMEbus address of the VX4801 is set to a value between 1 and FFh (255d) by two hexadecimal rotary switches. Align the desired switch position with the arrow on the module shield.

The actual physical address of the VX4801 Module is on a 64 byte boundary. If the switch representing the most significant digit (MSD) of the logical address is set to position X and the switch representing the least significant digit (LSD) of the logical address is set to position Y, then the base physical address of the VX4801 will be [(64d * XYh) + 49152d]. For example:

<table>
<thead>
<tr>
<th>M</th>
<th>L</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>Ah</td>
<td>0</td>
</tr>
<tr>
<td>15h</td>
<td>1</td>
</tr>
</tbody>
</table>

where: L.A. = Logical Address
MSD = Most Significant Digit
LSD = Least Significant Digit

IEEE-488 Address

Using the VX4801 Module in an IEEE-488 environment requires knowing the module’s IEEE-488 address in order to program it. Different manufacturers of IEEE-488 interface devices may have different algorithms for equating a logical address with an IEEE-488 address.

If the VX4801 is being used in a Tek/CDS IEEE-488 IAC system, consult the operating manual of the Tek/CDS Resource Manager/IEEE-488 Interface Module being used.

If the VX4801 is being used in a MATE system, VXIbus logical addresses are converted to IEEE-488 addresses using the algorithm specified in the MATE IAC standard (MATE-STD-IAC). This algorithm is described in detail in the 73A-156 Operating Manual.

If the VX4801 is not being used in a Tek/CDS IAC System, consult the operating manual of the IEEE-488 interface device being used for recommendations on setting the logical address.
VMEbus Interrupt Level Select Switch

Each function module in a VXIbus System can generate an interrupt on the VMEbus to request service from the interrupt handler located on its commander (for example, the VX4520 Slot 0 Device/Resource Manager in a VX7401 IEEE-488 Interface System). The VMEbus interrupt level on which the VX4801 Module generates interrupts is set by a BCD rotary switch. Align the desired switch position with the arrow on the module shield.

Valid Interrupt Level Select Switch settings are 1 through 7, with setting 1 equivalent to level 1, etc. The level chosen should be the same as the level set on the VX4801's interrupt handler, typically the module's commander. Setting the switch to an invalid interrupt level (0, 8, or 9) will disable the module's interrupts.

Interrupts are used by the module to return VXIbus Protocol Events to the module's commander. Refer to the Operation section for information on interrupts. The VXIbus Protocol Events supported by the module are listed in the Specifications section.

Halt Switch

This two-position slide switch selects the response of the VX4801 Module when the Reset bit in the module's VXIbus Control register is set.

If the Halt switch is in the ON position, the VX4801 Module is reset to its power-up state and all programmed module parameters are reset to their default values.

If the Halt switch is in the OFF position, the module will ignore the Reset bit and no action will take place.

Note that the module is not in strict compliance with the VXIbus Specification when the Halt switch is OFF.

Control of the Reset bit depends on the capabilities of the VX4801's commander. With a Tek/CDI VX4521, for example, the Reset bit is set if the VX4521 is programmed with a RESET command via the IEEE-488 bus.

Byte Select Switch

The Byte Select Switch located on the front panel is a momentary action switch that controls which of the six I/O bytes is currently being displayed on the LEDs. Each time the switch is depressed, the state of the next byte in sequence is displayed on the LEDs. For example, if the state of byte 0 is currently displayed, the state of byte 1 will be displayed after the switch is depressed. The BYTE LEDs will display the number of the selected byte (see BYTE in the listing of LEDs below).

Fuses

The VX4801 Module has a single +5V fuse. The fuse protects the module in case of an accidental shorting of the power bus or any other situation where excessive current might be drawn.
Section 1

If the +5V fuse opens, the VXIbus Resource Manager will be unable to assert SYSFAIL INHIBIT on this module to disable SYSFAIL*.

If the +5 V fuse blows, remove the fault before replacing the fuse. Replacement fuse information is given in the Specifications section of this manual. Figure 1 shows the location of this fuse on the VX4801 Module.

LEDs

The following LEDs are visible at the top of the VX4801 Module’s front panel to indicate the status of the module’s operation:

POWER LED
This green LED is normally lit and is extinguished if the +5V power supply fails, or if the +5V fuse blows.

FAIL LED
This normally off red LED is lit whenever SYSFAIL* is asserted, indicating a module failure. Module failures include failure to correctly complete a self test, loss of a power rail, or failure of the module’s central processor.

If the module loses any of its power voltages, the Failed LED will be lit and SYSFAIL* asserted. A module power failure is indicated when the module’s Power LED is extinguished.

MSG LED
This green LED is normally off. When lit, it indicates that the module is processing a VMEbus cycle. The LED is controlled by circuitry that appears to stretch the length of the VMEbus cycle. For example, a five microsecond cycle will light the LED for approximately 0.2 seconds. The LED will remain lit if the module is being constantly addressed.

RFI
Request for Interrupt. This LED lights when a VXI backplane interrupt is requested. Like the MSG LED, the pulse width is stretched to make it visible.

RFD
Indicates the state of the Ready for Data handshake signal. This LED lights when the external device strobos ready for data indicating it is ready for more data. It is cleared when new data is output by the module.

DAV
Indicates the level of the Data Available handshake signal. This LED lights when the DAV line is low. It clears when the DAV line goes high.
DRD
Indicates the state of the Data Ready handshake signal. This LED lights when the external device strobes data ready indicating new input data is valid. It is cleared when the controller reads the input data.

DAK
Indicates the level of the Data Acknowledge handshake signal. This LED lights when the DAK line is low. It is cleared when the DAK line is high.

BYTE
Three LEDs that indicate which of the six bytes (0 through 5) the bit LEDs (B7-B0 LEDs) are currently displaying, as follows:

<table>
<thead>
<tr>
<th>Byte Selected</th>
<th>Byte 2</th>
<th>LED status:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0, unlit</td>
<td>unlit</td>
<td>unlit</td>
</tr>
<tr>
<td>1, unlit</td>
<td>unlit</td>
<td>unlit, lit</td>
</tr>
<tr>
<td>2, unlit</td>
<td>unlit</td>
<td>lit</td>
</tr>
</tbody>
</table>

ERR
Indicates a programming error has occurred. This LED will remain lit until the error condition is cleared.

I/O
Indicates the programmed input/output state of the current byte being displayed. The LED is lit if the byte is programmed as an output, and unlit if programmed as an input byte.

TRI
Indicates the tri-state condition of the byte currently being displayed. A lit LED indicates the byte is tri-stated.

B7 - B0
Indicates the state of each bit of the currently displayed byte. The LED being lit indicates the bit is high (TTL logic 1). An unlit LED indicates the bit is low (TTL logic 0). B7 is the most significant bit, and B0 the least significant bit.

BITE (Built-In Test Equipment)

BITE is provided on the module by an internal loop-back path, which allows the module to be tested with the outputs tri-stated. The self test automatically tests and verifies all loop-back paths for each byte.
Self test is automatically performed on power-up, and can also be commanded. All the outputs are checked with their corresponding inputs, and with the output drivers in tri-state.

Front panel LEDs indicate the status of Power, assertion of the VMEbus signal SYSFAIL*, backplane cycles, handshake signals, and other system operating parameters. In addition, the Query command can be used to determine the current state of the module during operation, including error codes (see the Query command in the Command Descriptions subsection).

![Figure 2: VX4801 Front Panel](image)
Glossary

A glossary of VXIbus terms is provided in Appendix C. In addition, the following terms specific to the VX4801 Module are defined:

External Handshake Controls

Output Data:

Ready For Data (RFD)
Ready For Data is an input from an external device indicating it is ready for data. This signal is programmable to be either positive or negative edge triggered true.

Data Available (DAV)
Data Available is an output to an external device indicating valid data is available on the outputs. This signal is programmable to be either positive or negative edge triggered true.

External Tri-State control (ETS0 - ETS5)
Six external tri-state control lines are provided, one for each of the six bytes. These lines are inputs from an external device which cause the corresponding byte to go into tri-state (high impedance). The tri-state control lines are programmable to be either active high or active low.

Input Data Control:

Data Ready (DRD)
Data ready is an input from an external device indicating valid data is at the inputs. This signal is programmable to be either positive or negative edge triggered true.

Data Acknowledge (DAK)
Data acknowledge is an output to an external device indicating the input data has been accepted. This signal is programmable to be either positive or negative edge triggered true.
Specifications

Number of I/O Channels: 48.

Configuration: I/O lines selectable as input or output on an 8-bit byte basis. Also tri-state programmable on an 8-bit byte basis.

Byte Transfer Polarity: All input and output bytes individually selectable as active high or active low.

Input Data: Returned as two hexadecimal ASCII characters per byte.

Input Control: On program command, or with external Ready For Data and Data Available handshake.

Output Data: Programmed as two hexadecimal ASCII characters per byte, or by an H or L character on an individual bit basis.

Output Control: On program command, or with external Data Ready and Data Acknowledge handshake.

Tri-State Control: On program command on an individual byte, or by individual external tri-state control signals for each byte.

Mask Capability: On an individual byte basis, for input or output. AND, OR, and XOR masking provided.

Byte Ordering: A predefined sequence for input or output byte transfer may be programmed. Bytes may be transferred in any required order.

Interrupt Modes: Program selectable, on programming error, Ready For Data handshake, and/or Data Ready handshake.

External Control Logic Sense: Data Available, Ready For Data, Data Acknowledge, and Data Ready control line polarities are all individually program selectable as low or high true.

I/O Signal Type: TTL and CMOS compatible (74AHCT245 driver).
### Section 1

#### D.C. Electrical Characteristics:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>min</th>
<th>typ</th>
<th>max</th>
<th>units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output high voltage ( (V_{oh}) )</td>
<td>4.4</td>
<td>5.0</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_o = -20 , \mu A )</td>
<td>3.84</td>
<td>4.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_o = -6 , mA )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output low voltage ( (V_{ol}) )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_o = -20 , \mu A )</td>
<td>0</td>
<td>0.1</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>( I_o = -24 , mA )</td>
<td>0</td>
<td>0.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output low current ( (I_{ol}) )</td>
<td>2.0</td>
<td></td>
<td>24</td>
<td>mA</td>
</tr>
<tr>
<td>Input high voltage ( (V_{ih}) )</td>
<td>2.0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input low voltage ( (V_{il}) )</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Tri-state leakage current ( (I_{oL}) )</td>
<td>0.5</td>
<td>230</td>
<td>5.0</td>
<td>\mu A</td>
</tr>
</tbody>
</table>

* There are 22 kΩ pull-up resistors to +5V on all I/O and handshake lines to account for floating inputs.

The inputs IC use 1.0 \( \mu A \) max, while the pull-down resistors require 5V / 22 kΩ = 227.6 \( \mu A \).

\( -10^° \text{ to } +55^° \text{ C.}, \text{ typical specs at } 25^° \text{ C. A minus sign indicates current flowing out of the card.} \)

---

**Isolation Resistance:**

\( > 100 \text{e}6 \text{ ohms at } 500 \text{V dc.} \)

**Isolation Voltage:**

\( > 250 \text{V dc.} \)

**External Control Lines:**

- **External Tri-state Input to Tri-state Active:**
  - 30 nS typical.
  - 63 nS maximum.

**Valid Output Data to Data Available Strobe:**

\( 0 \text{ nS.} \)

**Data Acknowledge to Data Ready Strobe Delay:**

\( 0 \text{ nS.} \)

**VXIbus Compatibility:**

Fully compatible with the VXIbus Specification for message-based instruments with the Halt switch in the ON position.

**VXI Device Type:**

VXI message based instrument, Revision 1.4.

**VXI Protocol:**

Word serial.

**VXI Module Size:**

C size, one slot wide.

**Module-Specific Commands:**

All module-specific commands and data are sent via the VXIbus Byte-Available command. All module-specific commands are made up of ASCII characters. Module-specific data may be in either ASCII or binary format.

**VMEbus Interface:**

Data transfer bus (DTB) slave - A16, D16 only.
Section 1

Interrupt Level: Switch selectable, levels 1 (highest priority) through 7 (lowest).

Interrupt Acknowledge: D16, lower 8 bits returned are the logical address of the module.

VXIbus Data Rate: Write: 20 Kbytes/sec maximum.
Read: 400 Kbytes/sec maximum.

VXIbus Commands Supported: All VXIbus commands are accepted (e.g. DTACK* will be returned). The following commands have effect on this module; all other commands will cause an Unrecognized Command Event:
- BYTE AVAILABLE (with or without END bit set)
- BYTE REQUEST
- BEGIN NORMAL OPERATION
- READ PROTOCOL
- READ STATUS
- CLEAR
- * GRANT DEVICE
- * TRIGGER
- * SET LOCK
- * CLEAR LOCK
- * IDENTIFY COMMANDER

- These commands are accepted, but have no effect on the module.

VXIbus Protocol Events Supported: VXIbus events are returned via VME interrupts. The following events are supported and returned to the VX4801 Module’s commander:

REQUEST TRUE (In IEEE-488 systems such as the VX4801, this interrupt will cause a Service Request (SRQ) to be generated on the IEEE-488 bus.

VXIbus Registers:
- ID
- Device Type
- Status
- Control
- Protocol
- Response
- Data Low

See Appendix A for definition of register contents.

Device Type Register Contents: F4DE (ones complement of binary value of model number with bit 11 set low).

Power Requirements: All required dc power is provided by the Power Supply in the VXIbus mainframe.

Voltage: +5 Volt Supply: 4.75V dc to 5.25V dc.
Section 2
Preparation For Use

Installation Requirements And Cautions

The VX4801 Module is a C size VXIbus instrument module and therefore may be installed in any C or D size VXIbus mainframe slot other than slot 0. If the module is being installed in a D size mainframe, consult the operating manual for the mainframe to determine how to install the module in that particular mainframe. Setting the module's logical address switch defines the module's programming address. Refer to the Controls and Indicators subsection for information on selecting and setting the VX4801 Module's logical address.

Tools Required

The following tools are required for proper installation:

Slotted screwdriver set.

CAUTION

Note that there are two printed ejector handles on the card. To avoid installing the card incorrectly, make sure the ejector marked "VX4801" is at the top.

In order to maintain proper mainframe cooling, unused mainframe slots must be covered with the blank front panels supplied with the mainframe.

Based on the number of instrument modules ordered with the mainframe, blank front panels are supplied to cover all unused slots. Additional VXIbus C size single-slot and C size double-slot blank front panels can be ordered from your Tektronix supplier.

CAUTION

Verify that the mainframe is able to provide adequate cooling and power with this module installed. Refer to the mainframe Operating Manual for instructions.
If the VX4801 is used in a Tek/CDS VXI Series Mainframe, all VX4801 cooling requirements will be met.

Installation Procedure

CAUTION

The VX4801 Module is a piece of electronic equipment and therefore has some susceptibility to electrostatic damage (ESD). ESD precautions must be taken whenever the module is handled.

1) Record the module's Revision Level, Serial Number (located on the label on the top shield of the VX4801), and switch settings on the Installation Checklist. Only qualified personnel should install the VX4801 Module.

2) Verify that the switches are switched to the correct values. The Halt switch should be in the ON position unless it is desired to not allow the resource manager to reset this module.

Note that with either Halt switch position, a "hard" reset will occur at power-on and when SYSRST* is set true on the VXIbus backplane. If the module's commander is a VX4520 or VX4521 Slot 0 Device/Resource Manager, SYSRST* will be set true whenever the Reset switch on the front panel of the VX4520 or VX4521 is depressed. Also note that when the Halt switch is in the OFF position, the module is not in strict compliance with the VXIbus Specification.

3) The module can now be inserted into any slot of the chassis other than slot 0.

CAUTION

If the VX4801 Module is inserted in a slot with any empty slots to the left of the module, the VME daisy-chain jumpers must be installed on the backplane in order for the VX4801 Module to operate properly. Check the manual of the mainframe being used for jumpering instructions.

If a Tek/CDS VX1400 or VX1401 Mainframe is being used, the jumper points may be reached through the front of the mainframe. There are five (5) jumpers that must be installed for each empty slot. The five jumpers are the pins to the left of the empty slot.
Figure 3: Module Installation

4) Installation of Cables:
If the module is being installed in a Tek/CDS VX1400 or VX1401 Mainframe, route the cables from the front panel of the module down through the cable tray at the bottom of the mainframe and out the rear of the mainframe. Connect the cable to the VX4801 Module's S4/S3 interface.

If a special cable is needed, 73A-657P and 73A-782P Hooded Connectors may be used to cable between the module's output connectors and the UUT.
Installation Checklist

Installation parameters may vary depending on the mainframe being used. Be sure to consult the mainframe Operating Manual before installing and operating the VX4801 Module.

Revision Level: ________________

Serial No.: ________________

Mainframe Slot Number: ___________

Switch Settings:

  VXIbus Logical Address Switch: ________________

  Interrupt Level Switch: ________________

  Halt Switch: ________________

Cabling Installed:

  S3 Cable: ________________

  S4 Cable: ________________

Performed by: ___________________________  Date: ___________________________
Section 3
Operation

Overview

The VX4801 Module provides 48 optically isolated TTL- or CMOS-compatible bidirectional digital I/O lines. The 48 programmable I/O signal lines are organized as six 8-bit bytes. Each of the six bytes can be independently configured under full program control. All commands and responses are in ASCII hex notation.

The data output can be controlled as bits, as individual bytes, and as groups of bytes. Output is controlled on a command basis, or on a qualified basis using external handshakes. Data input is also fully under program control. The module can report the state of all input bytes, groups of input and/or output bytes, and single bits of a byte. Input data can be updated on a command request basis, or on a qualified basis using external handshakes.

User-defined masks can be overlaid on the data prior to output. Masks may also be applied to individual input bytes before they are returned to the system controller.

The sense of inputs, outputs, and handshake lines can be set to either active high or active low under program control. The active edge can also be programmed for handshake lines. External (handshake) control signals are provided for output and input data control.

The VX4801 provides full access to system status information, which is especially helpful during system trouble-shooting, software de-bugging, and operational system checks.

The VX4801 Module is programmed by ASCII characters issued from the system controller to the VX4801 Module via the module’s VXIbus commander and the VXIbus mainframe backplane. The module is a VXIbus Message Based instrument and communicates using the VXIbus Word Serial Protocol. Refer to the manual for the VXIbus device that will be the VX4801 Module’s commander for details on the operation of that device.

Power-up

The VX4801 Module will complete its self test and be ready for programming five seconds after power-up. (Other modules in the VXIbus may require a longer power-up delay.) The Power LED will be on, and all other LEDS off. The MSG LED will blink during the power-up sequence as the VXIbus Resource Manager addresses all modules in the mainframe. The default condition of the module after power-up is described in the SYSFAIL, Self Test and Initialization subsection.
Section 3

System Commands

Although these non-data commands are initiated by the VX4801's commander (for example, for example, the VX4520 or VX4521 Module) rather than the system controller, they have an effect on the VX4801 Module. The following VXIbus Instrument Protocol Commands will affect the VX4801:

<table>
<thead>
<tr>
<th>Command</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear</td>
<td>The module clears its VXIbus interface and any pending commands. Current module operations are unaffected.</td>
</tr>
<tr>
<td>Trigger</td>
<td>The trigger command has no effect on the VX4801 Module.</td>
</tr>
<tr>
<td>Begin Normal Operation</td>
<td>The module will begin operation if it has not already done so.</td>
</tr>
<tr>
<td>Read Protocol</td>
<td>The module will return its protocol to its commander.</td>
</tr>
<tr>
<td>Read Status</td>
<td>The module will return its status to its commander.</td>
</tr>
</tbody>
</table>

Module Commands

A summary of the VX4801's Module's commands is listed below. This is followed by detailed descriptions of each of the commands. A sample BASIC program using these commands is shown at the end of this section.

Command Syntax

Command protocol and syntax for the VX4801 Module is as follows:

1) Each command consists of a string of up to 255 characters. Every command must end with either a line feed (<LF>) or a semi-colon (;) delimiter. A <CR> is treated as a white space character, and is ignored if received.

2) All commands are operated on in the order they are received, and executed when the delimiter is received.

3) If a given parameter is omitted within a command, either its default state or its last programmed state will be in effect (depending on the particular command issued).

4) Any character may be sent in either upper or lower case form.

5) Any of the following white space characters, whose 8-bit hexadecimal values are given below, are allowed within the command string, and are ignored by the module:
6) Any command syntax or programming errors will cause the command to be ignored, and an error will be flagged. All commands up to the occurrence of the error will remain valid. The invalid command and all subsequent commands will be lost, and no commands will be accepted until the error condition is cleared, either through a hardware or software reset, or by reading the error out with the Q command.

7) All responses from the module are terminated by a carriage return and line feed \(<CR>\) \(<LF>\).

Command Summary
Detailed descriptions of each command (in alphabetical order) are given following the summary. An overview of the commands is as follows:

I The Input Data command specifies which bytes are to be read, the order in which they are to be read (and reported), and any masks to be overlaid onto the data prior to reporting it. ASCII hex data representing all input bytes, selected input and/or output bytes, or selected bits of a byte (by using a mask) can be returned to the system controller using this command.

L The Load Output command specifies the data to be output, the order of output, and any masks to be overlaid onto the data prior to output. The ASCII hex data representing all output bytes, selected output bytes, single bits of a byte, or mask overlays onto the byte(s) can be used to update the cards' output data latches.

M The Mode command defines which bytes are inputs and which are outputs, and their active logic sense (active high true or active low true).

P The Strobe Pulse Sense command specifies the active edge of the handshake signals (positive or negative edge triggered).

Q The Query Status command is used to read the current state of the module. The information which can be obtained includes:
- error data;
- the state of the external handshake lines (DRD,RFD);
- the current tri-state condition of the I/O latches;
- the programmed I/O configuration;
- the programmed active edges of the handshake signals, and whether the handshake(s) are active;
- the programmed logic sense of each latch;
- the programmed external tri-state level of each latch.

R The Reset command resets the board to its power-up state.
Section 3

S The Self Test command causes the module to execute a self test, and then return to its power-up state.

T The Tri-state Control command specifies whether the output bytes are tri-stated (high-impedance), or active. This command is logically OR’ed with the external tri-state lines.

U The Update command specifies the conditions for which the inputs and outputs are updated (update on command, or update on external handshake control).

VER The Version command returns the current software revision level of the board.

X The X command is used to enable or disable the VXI Request True interrupt. This interrupt can be programmed to be active when an error occurs, when either external handshake is valid (DRD,RFD), or when any combination of the three occurs.

Z The Tri-state Level command specifies the active level of the external tri-state control lines ETS0-ETS5 (active high true or active low true).

A detailed description of each command, in the same order as listed above, is given on the following pages. The syntax used in the command descriptions is:

( ) optional parameter
{ } group of parameters
' ' ASCII character
... optional repetition

Note that the ( ), { }, ' ', and ... characters are not part of the command.
Command Descriptions

Command:  
I     (Input command)  
or  IO    (Input Override command)

Syntax:  
I{b0d0}/...  
IO{b0d0}/...  

Purpose:  
The Input command specifies the data to be input, the order in which it is be 
input, and any masks which are to be overlaid onto the data prior to reporting it. 
The Input Override command provides the capability to read a different input 
sequence one time, without destroying the last defined I command input 
sequence.

Description:  
I     input command  
IO    input override  
b    one to six digits which specify the byte number, '0' through '5', or '*' for 
     all bytes.  
o    one of the following:  
   &   AND the data specified by (d) to the specified input byte(s).  
   #   OR the data specified by (d) to the specified input byte(s).  
   X   XOR the data specified by (d) to the specified input byte(s).  
   d   ASCII mask value '00' through 'FF' (required with 'o')  
   /   an optional character which is allowed to make the command more 
     readable.

Default:  I*  (input all bytes)

The bytes can be programmed in any order, and once programmed, the setup 
remains valid unless specifically redefined by another I command, or by a Reset or 
Self Test command.  Input can be requested for both input and output bytes.

Typical use of the I command simply defines a sequence of bytes to be read, with 
the sequence defined by the order of the digits following the I command.  For 
example, 'I123' specifies that the data from bytes 1, 2, and 3 are to be reported 
in the order of byte 1 first, byte 2 second, and byte 3 third (followed by 
<CR><LF>).

Additional input of the same sequence does not require redefining the I command. 
Successive reads from the module will return new data in the defined sequence, 
each terminated by <CR><LF>.

For example, 'I321' specifies an input sequence of 3-2-1.  If bytes 1, 2, and 3 
contained 11, 22, and 33 hex, the module would report '332211<CR><LF>' 
when read.  Subsequent reads of the module will report the update state of bytes 
3, 2, and 1.

An '*' in the I command automatically defines the byte sequence to be 0-1-2-3- 
4-5.
Section 3

Each time an I command is issued, it defines a new input sequence. The input override command (IO) is used to look at a specific byte(s) without affecting the I command's sequence, as shown in the example below. Once the I command has been issued, its setup and sequence (including masks) remain valid until overridden by another I command, a QR or QD command, or reset or self test.

If external Data Ready Strobe has been defined as the condition to latch input data into the card, and no strobe has been received since the last input request, an 'N<CR><LF>' will be returned for both the I and IO commands, indicating no new data is available.

The state of the data returned represents the logic sense programmed with the mode (M) command.

If an I command is issued with no arguments (b is omitted), the sequence will be cleared and the module will respond with a <CR><LF> only. If o and d are omitted, the command specifies data in its new input form. If o is specified without (d), an Invalid Input Command error will be generated. If any error is queued, the module will respond with a QE<CR><LF> on the subsequent input requests.

NOTE: All responses from the I and IO commands are terminated in <CR><LF>.

Example: The example cases on the following page show how a sequence of I commands and implicit inputs will be reported (each case assumes the I/O lines are at 00, 11, 22, 33, 44, and 55 for bytes 0 to 5 respectively):
### Section 3

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Byte Sequence</th>
<th>Module Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Power-up State</td>
<td>0-1-2-3-4-5</td>
<td>001122334455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>2</td>
<td>I123&lt;LF&gt;</td>
<td>1-2-3</td>
<td>112233&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>3</td>
<td>read (no I command)</td>
<td>1-2-3</td>
<td>112233&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>4</td>
<td>I*&amp;55&lt;CR&gt;&lt;LF&gt;</td>
<td>0-1-2-3-4-5</td>
<td>001100114455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>5</td>
<td>read (no I command)</td>
<td>0-1-2-3-4-5</td>
<td>001100114455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>6</td>
<td>I*;</td>
<td>0-1-2-3-4-5</td>
<td>001122334455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>7</td>
<td>IO3X11;</td>
<td>3</td>
<td>22&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>8</td>
<td>read (no I command)</td>
<td>0-1-2-3-4-5</td>
<td>001122334455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>9</td>
<td>IS43012;</td>
<td>5-4-3-0-1-2</td>
<td>554433001122&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>10</td>
<td>IO#55/1XAA/2345;</td>
<td>0-1-2-3-4-5</td>
<td>55BB22334455&lt;CR&gt;&lt;LF&gt;</td>
</tr>
</tbody>
</table>

Case 1 is the initial default condition.
Case 2 requests the input from bytes 1, 2, and 3 in that order.
Case 3 reports the data from the input sequence set up in case 2.
Case 4 masks (ANDs) each input byte with a 55 hex prior to reporting it.
Case 5 reports the data using the sequence and mask set up in case 4.
Case 6 overrides the mask from case 4 and reports the data in its raw form.
Case 7 uses the override command to look at byte 3 XOR'd with an 11 hex.
Case 8 reports the data from the sequence defined in case 6.
Case 9 reports the data in the newly defined sequence 543012.
Case 10 reports the data in the newly defined sequence 012345, ORs byte 0 with a 55 hex, XORs byte 1 with an AA hex, and reports bytes 2, 3, 4, and 5 in their raw form. The "/" is used to make the command more readable.
Section 3

Command: L (Load Output)
or LO (Load Override output)

Syntax:
L{b(o|d|l|j}...
LO{b(o|d|l|j}...

Purpose: The Load Output command specifies the data bytes to be output, the sequence in which it is to be output, and any masks which are to be overlaid onto the data prior to output by the module. The Load Override command provides the capability to output a different sequence of bytes one time, without destroying the last defined L command output sequence.

Description:
L  load output command
LO  load override
b  one to six digits which specify the byte number, 0 through 5, or * for all bytes.
o  one or more of the following letters which specify various parameters:
  D  Load the data specified by (d) to the specified output byte(s).
  S  Set the bit indicated by (d) to a logic high (the eight bits of a byte are defined as '00' through '07', with bit '00' being the least significant bit).
  R  Reset the bit indicated by (d) to a logic low (the eight bits of a byte are defined as '00' through '07', with bit '00' being the least significant bit).
  &  AND the data specified by (d) to the specified output byte(s).
  #  OR the data specified by (d) to the specified output byte(s).
  X  XOR the data specified by (d) to the specified output byte(s).
  d  ASCII value '00' through 'FF' (required with 'o'). Note that d is an 8-bit wide byte value if the 'o' parameter is a D, S, or X, and a bit number if the 'o' parameter is an S or R.
  /  optional character allowe to make the command more readable.

Default: NONE [all bytes are initially defined as inputs (M command), set to TTL logic 0, and tri-stated (T command)].

The bytes can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another L command, by redefining the I/O configuration (M command), or by a reset or self test command. If any bytes are not programmed, they will remain in their default (or previously programmed) state. The Set, Reset, and Mask parameters (S, R, X, #, and &) all operate on the last data output to a byte(s), and are valid only for the current command.

Typical use of the L command specifies an output byte and the data to be output. For example, 'L2D55' specifies that a '55' hex is to be output to byte 2.

Once an output sequence has been defined with the L command, ASCII hex data (00 - FF) may be written to the module without additional L commands. The order in which the outputs were specified in the last Load command defines an
output sequence. For example, 'L321D55' specifies that a '55' is to be output to bytes 3, 2, and 1. This command also defines the output sequence to be bytes 3-2-1. ASCII hex data sent to the module will then be buffered until the amount of data received matches the amount required by the output sequence. All bytes are thus physically updated at the same time when the total amount of data is received. In this example, six ASCII hex bytes are required since two bytes are required for each output byte. If '123456' were then sent to the card, byte 3 would be loaded with '12', byte 2 with '34', and byte 1 with '56', to match the 3-2-1 sequence. If an L command had not been previously issued, this data would be ignored.

An '••' automatically defines the sequence 0-1-2-3-4-5.

Each time an L command is issued, it defines a new output sequence. The Load Override (LO) command is used to change specific data without affecting the L command's sequence, as shown in the examples below. Note that whenever a new L command is issued, any buffered data in an incompletely buffer is lost. The output sequence is also cleared whenever a new Mode (M) command is issued.

Note that a particular byte should only be defined once within the "L" command, because it can appear only once in the sequence. If a byte is defined more than once within the command, only the last specified action is taken. For example, 'L0D55/0D44' would load a 44 hex into byte 0 (the load 55 hex action is ignored). Similarly, 'L0S01/0S03' would only set bit 3 of byte 0. Setting both bits can be accomplished by using the mask command 'L0#05'.

The byte(s) will be physically output based on the conditions defined by the U command.

If output is commanded to a byte which is defined as an input (M command), an error will be flagged, and the command ignored. If the (b) parameter is omitted, the command will have no effect. The (o) and (d) parameters are optional. However, if (o) is specified without (d), an Invalid Hex Value error will be generated. If an invalid parameter is specified, an Invalid Load Command error will be generated.

Note that when using the RFD external handshake, the most recent data received by the module is always the next to be output. If two L commands, or two full buffers of data are received before a strobe occurs, the first data will be lost, and the most recent data will be output. To prevent this overwriting of data, read the state of Ready For Data (RFD) with the QR command (see Query Status command) before sending additional data to the module. If the data reported back by the QR command is a '0', then the last data output has not yet been accepted by the external device. If a '1' is reported back, then the outputs can be updated with no loss of data.

Example: The following examples show how a sequence of L commands and data will be output.
### Section 3

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Byte Sequence</th>
<th>Output Data Bytes (hex)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>none</td>
<td>--</td>
</tr>
<tr>
<td>2</td>
<td>M*O;T*;I*;</td>
<td>N/A</td>
<td>00</td>
</tr>
<tr>
<td>3</td>
<td>L*D55&lt;CR&gt;&lt;LF&gt;</td>
<td>0-1-2-3-4-5</td>
<td>55</td>
</tr>
<tr>
<td>4</td>
<td>001122334455</td>
<td>0-1-2-3-4-5</td>
<td>00</td>
</tr>
<tr>
<td>5</td>
<td>L1D0150DFA2D204D883DCC&lt;LF&gt; or L1D01/50DFA/2D20/4D88/3DCC&lt;LF&gt;</td>
<td>1-5-0-2-4-3</td>
<td>FA</td>
</tr>
<tr>
<td>6</td>
<td>001122334455</td>
<td>1-5-0-2-4-3</td>
<td>22</td>
</tr>
<tr>
<td>7</td>
<td>LO1S04;</td>
<td>no change</td>
<td>22</td>
</tr>
<tr>
<td>8</td>
<td>L123#80&lt;CR&gt;&lt;LF&gt;</td>
<td>1-2-3</td>
<td>22</td>
</tr>
<tr>
<td>9</td>
<td>0011222</td>
<td>1-2-3</td>
<td>22</td>
</tr>
<tr>
<td>10</td>
<td>L150243;</td>
<td>1-5-0-2-4-3</td>
<td>22</td>
</tr>
<tr>
<td>11</td>
<td>001122334455</td>
<td>1-5-0-2-4-3</td>
<td>22</td>
</tr>
<tr>
<td>12</td>
<td>L*D33;</td>
<td>0-1-2-3-4-5</td>
<td>33</td>
</tr>
<tr>
<td>13</td>
<td>LOS02/1R04/2&amp;22/3X22/4#44&lt;CR&gt;&lt;LF&gt;</td>
<td>0-1-2-3-4</td>
<td>37</td>
</tr>
<tr>
<td>14</td>
<td>0011</td>
<td></td>
<td>37</td>
</tr>
<tr>
<td>15</td>
<td>223344</td>
<td></td>
<td>00</td>
</tr>
<tr>
<td>16</td>
<td>LO41D55;</td>
<td></td>
<td>00</td>
</tr>
<tr>
<td>17</td>
<td>AABBCDDEE</td>
<td></td>
<td>AA</td>
</tr>
</tbody>
</table>

Case 1 is the initial state of the outputs. All outputs are in a tri-state condition.
Case 2 defines all bytes as outputs and un-tri-states them. The I* command at the end of the line can be used to read back the output data and verify that it is all Os, if an input request is issued following this command.
Case 3 loads all outputs with 55 hex, with the '**' defining the sequence as 012345.
Case 4 is data received from the system controller. The data is output in the order it is received according to the current sequence.

Case 5 loads each byte individually, and redefines the sequence to be 150243. The line below case 5 shows the same command using the optional '/' character.

Case 6 is more data, again output in the order it is received, according to the current sequence.

Case 7 uses the load override command to force bit 4 of byte 1 high without changing the sequence.

Case 8 OR's the current data of bytes 1, 2, and 3 with an 80 hex, and redefines the output sequence to 123.

Case 9 loads new data into bytes 1, 2, and 3.

Case 10 rede fines the output sequence without affecting the data.

Case 11 loads data for the newly defined sequence.

Case 12 loads all bytes with 33 hex.

Case 13 sets bit 2 of byte 0, resets bit 4 of byte 1, AND's byte 2 with hex 22, XOR's byte 3 with hex 22, and OR's byte 4 with a hex 44.

Case 14 has no effect on the outputs because not enough data has been received based on the last sequence defined (01234).

Case 15 supplies the rest of the data needed for the sequence, and the new data is output.

Case 16 uses the override command to force bytes 4 and 1 to a hex 55.

Case 17 outputs new data based on the sequence from case 12, which is still in effect.

Note that each time a Load command is received, a new sequence is defined for any subsequent data, and that the Load Override command does not affect the output sequence.
Command: M (Mode)

Purpose: The Mode command defines which bytes are inputs and which are outputs, and their active sense.

Syntax: M \{(b)(m)(l)\}...

Description: b
- byte number, 0 through 5, or '*' for all bytes.

m
- I or O, Input or Output respectively

l
- H or L, Logic state, High or Low true respectively.

Default: M*IH (all inputs, active high true)

The bytes can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another M command, or by a Reset or Self Test command. If any bytes are not programmed, they will remain in their default (or previously programmed) state.

If (m) or (l) is omitted, the default (or previously programmed state) will be used for the omitted parameter of the byte(s) being programmed. If (b) is omitted, the command will have no effect. If both (m) and (l) are omitted or an invalid parameter is sent, an Invalid Mode Command error will be generated.

If the logic state is programmed as active high true, then a '1' on an input or output command reflects a TTL logic '1' on the I/O pin. If the logic state is programmed as active low true, then a '1' on an input or output command reflects a TTL logic '0' on the I/O pin.

NOTE: The Mode command automatically resets the sequence set up by the L (Load) command to 'null', and clears any pending RFD handshakes.

Example: The following examples show how a sequence of mode commands will affect the configuration setup of the card:

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Byte I/O and Sense (H or L)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>I/H</td>
</tr>
<tr>
<td>2</td>
<td>M30;</td>
<td>I/H</td>
</tr>
<tr>
<td>3</td>
<td>M105L&lt;CR&gt;&lt;LF&gt;</td>
<td>I/L</td>
</tr>
<tr>
<td>4</td>
<td>M0120H345IL&lt;CR&gt;&lt;LF&gt;</td>
<td>O/H</td>
</tr>
<tr>
<td>5</td>
<td>M*0L&lt;CR&gt;&lt;LF&gt;</td>
<td>O/L</td>
</tr>
<tr>
<td>6</td>
<td>M23I*H; or M23I/*H;</td>
<td>O/H</td>
</tr>
</tbody>
</table>
Case 1 is the power-up default state.
Case 2 sets up byte 3 as an output. Since the logic sense was not specified, it remains in its previously programmed (default) state. A ';' is used to delimit this command.
Case 3 sets up bytes 1, 0, and 5 as active low. All other bytes remain in their previously programmed state. A <LF> is used to delimit this command. The <CR> is ignored.
Case 4 sets up bytes 0, 1, and 2 as outputs, active high, and bytes 3, 4, and 5 as inputs, active low. A <LF> is used to delimit this command.
Case 5 sets all bytes to outputs, active low. For this command, the <LF> is again the delimiter, and the <CR> is ignored.
Case 6 sets up bytes 2 and 3 as inputs, and all bytes as active high. The variation of the command with the / delimiter illustrates that the (l) portion of the argument is omitted in the first part of the command, and the (m) portion of the argument is omitted in the second part of the command.
Command: P  (Strobe Pulse Senses)

Syntax: P {(p)...(e)}

Purpose: The Strobe Pulse Sense command specifies the active edge of the handshake signals.

Description: p  one of the following single letters which specifies the strobe pulse:
   A  Data Available Strobe
   R  Ready for Data Strobe
   D  Data Ready Strobe
   K  Data Acknowledge Strobe
   *  All strobes

   e  specifies the active edge of the specified strobe as follows:
       +  positive edge triggered strobe pulse
       -  negative edge triggered strobe pulse

Default: P*+  (all pulse senses positive edge triggered)

The bytes can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another P command, or by a Reset or Self Test command. If an edge is not programmed, it will remain in its default (or previously programmed) state. If (e) or (p) is omitted, the command will have no effect. If an invalid parameter is specified, an Invalid Pulse Command error will be generated.

This command assumes the U (update) command has specified the use of the handshake signals. If not, this command will have no effect until a U command is issued.

Example:

The following examples show how a sequence of pulse commands will control the pulse trigger active edges:

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Pulse Edges</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>+ + + +</td>
</tr>
<tr>
<td>2</td>
<td>PAK-&lt;CR&gt;&lt;LF&gt;</td>
<td>- + + -</td>
</tr>
<tr>
<td>3</td>
<td>P*-&lt;LF&gt;</td>
<td>- - + +</td>
</tr>
<tr>
<td>4</td>
<td>PKD+;</td>
<td>- - + +</td>
</tr>
<tr>
<td>5</td>
<td>PAR+DK-&lt;CR&gt;&lt;LF&gt;</td>
<td>+ + - -</td>
</tr>
</tbody>
</table>

Case 1 is the power-up (default) condition, which sets all handshake lines as positive edge triggered.
Case 2 sets the DAV and DAK pulses as negative edge true, leaving RFD and DRD in their previously programmed (default) state.
Case 3 sets all handshake lines negative edge triggered.
Case 4 sets the DAK and DRD strobes as positive edge triggered.
Case 5 sets the DAV and RFD strobes as positive edge triggered, and the DRD and DAK strobes as negative edge triggered.
Section 3

Command: O (Query Status)

Syntax: Q(s)

Purpose: The Query Status command returns the status of various hardware and software states.

Description: One of the following letters, which specifies what is to be returned:

- A returns an ASCII error message (see the 'N' parameter).
- D returns the state of the external Data Ready Strobe. '0' indicates the handshake has not occurred, and '1' indicates it has.
- I returns the programmed state of the VXIbus Request True interrupts, and which conditions were active at the time the VX4801's commander last acknowledged an interrupt from the module. The response is formatted as a two character hexadecimal string. Bit 0 represents a programming error, bit 2 is RFD, and bit 3 is DRD. A '1' in any of these bit positions indicates the interrupt is enabled, while a '1' in bit positions 4, 6, and 7 indicate respectively which conditions were active when the interrupt was acknowledged. Bit 7 is the most significant bit of the first hexadecimal character.
- L returns the programmed state of the external tri-state inputs. The response is formatted as a two character hexadecimal string ('00' through '3F'). A '1' in a bit position represents tri-state level active high, and a '0' active low. Bit 0 ('01') represents byte 0, bit 5 ('20') represents byte 5.
- M returns the module's programmed mode. The response is formatted as a two character hexadecimal string (00-3F). A '1' in a bit position represents an output and a '0' an input. Bit 0 ('01') represents byte 0, bit 5 ('20') represents byte 5.
- N returns an ASCII '00' - '99' numeric error code. The codes and their messages are shown in the Error Responses listing at the end of this command description.
- P returns the program selected edge of the external handshake signals, and whether or not a handshake signal is active. The response is formatted as a two character hexadecimal string ('00' - '3F'). Bit 0 represents DRD, bit 1 RFD, bit 2 DAV, and bit 3 DAK. A '1' in the bit position represents negative edge triggered and a 0 represents positive edge triggered. Bits 4 and 5 indicate whether the input (DRD) and output (RFD) handshakes respectively are enabled (1 = enabled; 0 = disabled).
- R returns the state of the external Ready for Data Strobe. '0' indicates the handshake has not occurred, and '1' indicates it has.
returns the programmed logic sense for each byte. The response is formatted as a two character hexadecimal string ('00' through '3F'). A '1' represents logical low true, and a '0' represents logical high true. Bit 0 ('01') represents byte 0, bit 5 ('20') represents byte 5.

returns the actual current tri-state condition of each output byte (the OR of each byte's external tri-state control line and its tri-state condition as programmed by the T command). The response is formatted as a two character hexadecimal string ('00' - '3F'). Bits 0 through 5 represent bytes 0 through 5. For example, bit 0 ('01') represents byte 0, bit 5 ('20') represents byte 5. A '1' in a bit position indicates the corresponding byte is tri-stated.

For the QR and QD commands, once the Q command has been issued, subsequent input requests will continuously return the respective information until overridden by another Q command, by an I command, or by reset or self test.

If an error is queued while the I command or any Q command other than QA or QN is the active input request mode, the module will respond with a QE<CR><LF> until either a QA or QN command is issued to acknowledge the error condition. If (s) is not one of the specified characters, the module will respond with 'READY'.

Examples:
The following examples show how each of the above commands will respond on power-up:

<table>
<thead>
<tr>
<th>Command</th>
<th>Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>read (no command)</td>
<td>READY&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QA;</td>
<td>NO ERRORS&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QD;</td>
<td>1&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QI;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QL;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QM;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QN;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QP;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QR;</td>
<td>1&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QS;</td>
<td>00&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>QT;</td>
<td>3F&lt;CR&gt;&lt;LF&gt;</td>
</tr>
<tr>
<td>Error Responses:</td>
<td>Number</td>
</tr>
<tr>
<td>-----------------</td>
<td>--------</td>
</tr>
<tr>
<td></td>
<td>00</td>
</tr>
</tbody>
</table>
|                 | 01     | SELF TEST FAILURE BYTE X COUNT Y  
where X is an ASCII 0 through 5, indicating the byte failing self test, and Y is an ASCII 000 to 255, indicating the bit pattern causing the failure. |
|                 | 02     | SYNTAX ERROR  |
|                 | 03     | INPUT BUFFER OVERFLOW |
|                 | 04     | INVALID MODE COMMAND 'X'  
where X is the invalid character. |
|                 | 05     | INVALID PULSE COMMAND 'X'  
where X is the invalid character. |
|                 | 06     | INVALID TRI-STATE LEVEL COMMAND 'X'  
where X is the invalid character. |
|                 | 07     | INVALID TRI-STATE COMMAND 'X'  
where X is the invalid character. |
|                 | 08     | INVALID UPDATE COMMAND 'X'  
where X is the invalid character. |
|                 | 09     | INVALID INPUT COMMAND 'X'  
where X is the invalid character. |
|                 | 10     | OUTPUT SPECIFIED ON AN INPUT BYTE - X  
where X is the invalid byte specified. |
|                 | 11     | INVALID LOAD COMMAND 'X'  
where X is the invalid character. |
|                 | 12     | INVALID (OR MISSING) HEX VALUE 'X'  
where X is the invalid hex character. |
|                 | 13     | INVALID BIT SPECIFIED 'X'  
where X is the invalid bit number. |
|                 | 14     | INVALID INTERRUPT COMMAND 'X'  
where X is the invalid character. |
|                 | 15     | MAXIMUM SEQUENCE LENGTH EXCEEDED - XX  
where XX is the length of the sequence (up to six sequence numbers are valid). |
|                 | 99     | UNKNOWN ERROR   |
Command: R (Reset)
Syntax: R
Description: The Reset command resets the board to its power-up state:

All I/O pins tri-stated.
All bytes defined as inputs, active high.
All external handshake lines disabled.
Request True interrupts disabled.
Section 3

Command: S (Execute Self Test)

Syntax: S

Purpose: The self test command causes the module to execute a self test, and then return to its power-up state.

Description: The self test consists of internal circuitry tests, and I/O wraparound tests. The results of a self test can be read using the Query Status commands QA or QN. If the self test fails, error '01' will be generated, and the module's Failed LED will be lit.
Command: T (Tri-state Control)

Syntax: T {b}...{a}...

Purpose: The Tri-state Control command specifies under software control whether individual output bytes are tri-stated (high-impedance), or not tri-stated. This command is logically OR'd with the external tri-state control lines ETS0 - ETS5, so if either is active, the byte(s) will be tri-stated. The tri-state command does not imply that bytes are output bytes, or cause bytes to become output bytes.

Description: b byte number, '0' through '5', or '*' for all bytes
   a either A or I:
      A Tri-state control active (high impedance)
      I Tri-state control inactive (not tri-stated).

Default: T*A (all bytes tri-stated, high impedance)

The bytes can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another T command, or by a Reset or Self Test command. If any bytes are not programmed, they will remain in their default state (high impedance). If (b) is omitted, the command will have no effect. If (a) is omitted, an invalid Tri-State error will be generated.

This command is logically OR'd with the external tri-state lines ETS0 - ETS5, so if either is active, the byte(s) will be tri-stated. The tri-state command does not imply that bytes are output bytes, or cause bytes to become output bytes.

Example: The following examples show how a sequence of tri-state commands will control the output state of each byte. For this example, it is assumed that all external tri-state command inputs (ETS0 - ETS5) are inactive.

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Byte Tri-state Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>0 1 2 3 4 5</td>
</tr>
<tr>
<td>2</td>
<td>T123I&lt;CR&gt;</td>
<td>A A A A A A</td>
</tr>
<tr>
<td>3</td>
<td>T01A23A45A&lt;LF&gt;</td>
<td>A A I I A A</td>
</tr>
<tr>
<td>4</td>
<td>T*I;</td>
<td>I I I I I I</td>
</tr>
</tbody>
</table>

A = tri-state control active (high impedance)

Case 1 is the power-up (default) condition, which tri-states all bytes (high impedance).

Case 2 sets the tri-state control inactive for bytes 1, 2, and 3, leaving 0, 4, and 5 in their previously programmed state.

Case 3 tri-states bytes 0 and 1, enables bytes 2 and 3 (non-tri-stated), and tri-states bytes 4 and 5.

Case 4 sets tri-state inactive for all bytes (all bytes non-tri-stated).
Command: U (Update)

Syntax: U (c)...

Purpose: The update command specifies whether inputs and outputs are updated immediately on receiving a programming command (I or L command) or following a programming command when external handshake signals (Data Ready or Ready For Data strobes) occur.

Description: c a single letter which specifies the update conditions. Valid entries are:
- L Update the output data immediately on command (see the L (load output) command).
- R Update the output data with the latest received command when the Ready For Data strobe (RFD) occurs.
- I Update the input data immediately on command (see the I (input) command).
- D Update the input data specified by the last command when the Data Ready strobe (DRD) occurs.

Default: ULI (update the output on command, update the input on command).

Any or all of the update parameters can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another U command, or by a Reset or Self Test command. If a condition is not programmed, it will remain in its default (or previously programmed) state. If (c) is omitted, the command will have no effect. If an invalid parameter is specified, an Invalid Update Command error will be generated.

For the L condition, the output data is updated based on the L (Load) command.

For the R condition, the latest data received by the module will be output when an RFD strobe occurs or immediately if an RFD strobe has occurred since the last output command.

Note that output data may easily be overwritten and lost, since the most recent data received is always output. For example, if two L commands are received before a strobe occurs, the first data will be lost, and the most recent data will be output. To prevent this overwriting of data from occurring, use the Data Available (DAV) handshake and the QR command to read the state of Ready For Data (RFD). Each time the output data is updated, DAV is strobed to tell the external device that new data is available. The external device will then set RFD when it's ready for another output.

If the data reported back by the QR command is a '0', then the last data output has not yet been accepted by the external device. If a '1' is reported back, then the outputs can be updated with no loss of data (the external device has indicated a Ready For Data state).
For the I condition, input data is updated immediately when the I (Input) command is received.

For the D condition, data is strobed in when the DRD strobe occurs (the external device indicates it has data ready). The module will respond with a data acknowledge (DAK) strobe when the input data is read from the module. The external device may then use the data acknowledge to update its data input for the VX4801 Module and indicate that it has new data ready for the VX4801 Module by setting the DRD line.

Note that once a DRD handshake occurs, the module will ignore subsequent DRD handshakes until the data is read by the controller. Use of the DAK handshake by the external device will prevent any DRD handshakes and data from being lost.

The DRD and RFD LEDs light when the handshake occurs (edge triggered), and do not reflect the active logic state of the handshake. A lit LED indicates that a valid handshake has occurred on the DRD or RFD handshake lines.

The DAK and DAV LEDs reflect the logic state of the signal. A lit LED indicates the handshake signal is at a TTL logic high for DAK and DAV.

When the DRD handshake is programmed, the module will immediately drive DAK active to signal the external device that it is ready for input data.

When the RFD handshake is programmed, the DAV signal will go active when a DRD strobe has occurred, and data is output by the card.

Example:

The following example shows how a sequence of update commands will control the update condition(s):

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Update Conditions:</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>Output: L, Input: I</td>
</tr>
<tr>
<td>2</td>
<td>UD&lt;LF&gt;</td>
<td>Output: L, Input: D</td>
</tr>
<tr>
<td>3</td>
<td>UR;</td>
<td>Output: R, Input: D</td>
</tr>
<tr>
<td>4</td>
<td>UIL&lt;LF&gt;</td>
<td>Output: L, Input: I</td>
</tr>
<tr>
<td>5</td>
<td>ULD&lt;CR&gt;&lt;LF&gt;</td>
<td>Output: L, Input: D</td>
</tr>
</tbody>
</table>

Case 1 is the power-up (default) condition, which updates both outputs and inputs on command.

Case 2 updates the input on the DRD strobe, the output remains in its previously programmed condition to update on command.

Case 3 will update the output on an RFD strobe.

Case 4 will update the inputs and outputs on command.

Case 5 will update the output on command, and the input on a DRD strobe.
Command: VER (Version)

Syntax: VER

Purpose: The version command returns the current software revision level of the module.

Description: The format of the returned data is:

   VERSION X.X

   where 'X.X' is the current revision level (1.0, for example).
Section 3

Command: \( \text{X} \) (interrupt enable or disable control)

Syntax: \( \text{XA(c)} \ldots \)
or \( \text{XI} \)

Purpose: The \( \text{X} \) command is used to enable and disable VXIbus request true interrupts.

Description: \( \text{XA} \)  enable request true interrupt
\( \text{c} \)  one of the following letters:
\( \text{C} \)  specifies
\( \text{E} \)  enable interrupt on error
\( \text{R} \)  enable interrupt on RFD handshake
\( \text{D} \)  enable interrupt on DRD handshake
\( \ast \)  enable interrupt on any of the above conditions

\( \text{XI} \)  disable request true interrupt

Default: \( \text{XI} \) (interrupt disabled)

The data can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another \( \text{X} \) command or by a \text{Reset} or \text{Self Test} command. If an interrupt is not specified, it will be disabled. If \( \text{c} \) is invalid, an Invalid Interrupt Command error will be generated.

When a VXIbus Read Status command is sent to the VX4801, the module will set bit 6 of the returned status byte if the Request True Interrupt is set.

In IEEE-488 controller applications, where the VX4801 is a slave to an IEEE-488 Communications/Resource Manager Module such as the Tek/CDS VX4521, the Request True interrupt is used to generate an IEEE-488 Service Request (SRQ).

Examples:
\( \text{XAE;} \)  interrupts when a programming error occurs
\( \text{XAR<CR><LF>} \)  interrupts when the RFD handshake occurs
\( \text{XARDE<LF>} \)  interrupts when any of the three conditions occur
\( \text{XI*<CR><LF>} \)  disables all interrupts
Command: Z  (Tri-state (high impedance) level)

Purpose: The tri-state level command specifies the active level of the external tri-state control lines ETS0 - ETS5.

Syntax: Z {b}...{l}

Description: b byte number, 0 through 5, or '*' for all bytes
l H or L, Tri-state line active high (TTL logic 1) or low (TTL logic 0) respectively, where tri-state active is the state that puts the output lines in a high impedance state.

Default: Z*L  (all bytes, external tri-state active low)

The bytes can be programmed in any order, and once programmed, the setup remains valid unless specifically overridden by another Z command, or by a Reset or Self Test command. If any bytes are not programmed, they will remain in their default (or previously programmed) state. Note that all external tri-state lines have 22K pull-ups on them, so the external tri-states (by default) are not active if left unconnected. If (b) is omitted, the command will have no effect. If (l) is omitted or an invalid parameter is specified, an Invalid Tri-state Level Command error will be generated.

NOTE: The external Tri-state lines are logically OR'd with the Tri-state Control command (T), so if either is active, the byte(s) will be tri-stated.

Example: The following example shows how a sequence of tri-state level commands will control the external tri-state active levels of each byte:

<table>
<thead>
<tr>
<th>Case</th>
<th>Command</th>
<th>Individual Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Tri-state Active Levels</td>
</tr>
<tr>
<td>1</td>
<td>Power-up (default)</td>
<td>L</td>
</tr>
<tr>
<td>2</td>
<td>Z123H&lt;CR&gt;&lt;LF&gt;</td>
<td>L</td>
</tr>
<tr>
<td>3</td>
<td>Z01H23L45H&lt;LF&gt;</td>
<td>H</td>
</tr>
<tr>
<td>4</td>
<td>Z*H;</td>
<td>H</td>
</tr>
</tbody>
</table>

Case 1 is the power-up (default) condition, which sets all external tri-state level inputs to active low.
Case 2 sets external tri-states for bytes 1, 2, and 3 as active high, leaving 0, 4, and 5 in their previously programmed state.
Case 3 sets 0 and 1 high, 2 and 3 low, and 4 and 5 high.
Case 4 sets all external tri-states for all bytes active high.
SYSFAIL, Self Test, and Initialization

The VX4801 Module will execute a self test at power-up, or upon direction of a VXIbus hard or soft reset condition, or upon command. A VXIbus hard reset occurs when another device, such as the VXIbus Resource Manager, asserts the backplane line SYSRST*. A VXIbus soft reset occurs when another device, such as the VX4801’s commander, sets the Reset bit in the VX4801’s Control register.

At power-up, as well as during self test, all module outputs are tri-stated. During a power-up, or hard or soft reset, the following actions take place:

1) The SYSFAIL* (VME system-failure) line is set active, indicating that the module is executing a self test, and the Failed LED is lit. In the case of a soft reset, SYSFAIL* is set. However, all Tek/CDS commanders, such as the VX4521, will simultaneously set SYSFAIL INHIBIT. This is done to prevent the resource manager from prematurely reporting the failure of a card.

2) Self test consists of outputting to each byte, binary 0 through 255, and verifying via loopback circuitry that the data is correct.

3) If the self test completes successfully, the SYSFAIL* line is released, and the module enters the VXIbus PASSED state (ready for normal operation). SYSFAIL* will be released within five seconds in normal operation.

If the self test fails, the SYSFAIL* line remains active, and the module makes an internal record of what failure(s) occurred. It then enters the VXIbus FAILED state, which allows an error message to be returned to the module’s commander.

The default condition of the VX4801 Module after the completion of power-up self test is as follows:

All I/O pins tri-stated.
All bytes defined as inputs, active high.
All external handshake lines disabled.
Request True interrupts disabled (these interrupts cause an SRQ on 488 systems).

Self test can also be run at any time during normal operation by using the S command. The self test consists of internal circuitry tests, and I/O wraparound tests. The results of self test can be read using the query status commands QA or QN. If the self test fails, error ‘01’ will be generated, and the module’s Failed LED will be lit.

SYSFAIL* Operation

SYSFAIL* becomes active during power-up, hard or soft reset, self test, or if the module loses any of its power voltages. When the mainframe Resource Manager detects SYSFAIL* set, it will attempt to inhibit the line. This will cause the VX4801 Module to deactivate SYSFAIL* in all cases except when +5 volt power is lost.
Section 4
Programming Examples

This section contains example programs which demonstrate how the various programmable features of the VX4801 are used. The examples are written in BASIC using an IBM PC or equivalent computer as the system controller.

Definition of BASIC Commands

The programming examples in this manual are written in Microsoft GW BASIC. These examples use the GW BASIC commands described below. If the programming language you are using does not conform exactly to these definitions, use the command in that language that will give the same result.

<table>
<thead>
<tr>
<th>Command</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>CALL ENTER (R$%, LENGTH%, ADDRESS%, STATUS%)</td>
<td>The CALL ENTER statement inputs data into the string R$ from the IEEE-488 instrument whose decimal primary address is contained in the variable ADDRESS%. Following the input, the variable LENGTH% contains the number of bytes read from the instrument. The variable STATUS% contains the number '0' if the transfer was successful or an '8' if an operating system timeout occurred in the PC. Prior to using the CALL ENTER statement, the string R$ must be set to a string of spaces whose length is greater than or equal to the maximum number of bytes expected from the VX4801.</td>
</tr>
<tr>
<td>CALL SEND (ADDRESS%, WRT$, STATUS%)</td>
<td>The CALL SEND statement outputs the contents of the string variable WRT$ to the IEEE-488 instrument whose decimal primary address is contained in the variable ADDRESS%. Following the output of data, the variable STATUS% contains a '0' if the transfer was successful and an '8' if an operating timeout occurred in the PC.</td>
</tr>
<tr>
<td>END</td>
<td>Terminates the program.</td>
</tr>
<tr>
<td>FOR/NEXT</td>
<td>Repeats the instructions between the FOR and NEXT statements for a defined number of iterations.</td>
</tr>
<tr>
<td>GOSUB n</td>
<td>Runs the subroutine beginning with line n. EX: GOSUB 750 - runs the subroutine beginning on line 750. The end of the subroutine is delineated with a RETURN statement. When the subroutine reaches the RETURN statement, execution will resume on the line following the GOSUB command.</td>
</tr>
<tr>
<td>GOTO n</td>
<td>Program branches to line n. EX: GOTO 320 - directs execution to continue at line 320.</td>
</tr>
</tbody>
</table>
Section 4

IF/THEN  Sets up a conditional (IF/THEN) statement. Used with other commands, such as PRINT or GOTO, so that IF the stated condition is met, THEN the command following is effective. EX: IF I = 3 THEN GOTO 450 - will continue operation at line 450 when the value of variable I is 3.

REM or '  All characters following the REM command or a ' are not executed. These are used for documentation and user instructions. EX: REM **CLOSE ISOLATION RELAYS**

RETURN  Ends a subroutine and returns operation to the line after the last executed GOSUB command.


<LF>  ASCII Line Feed character, decimal 10.

Programming Example In BASIC

The following sample BASIC program shows how commands for the VX4801 might be used. This example assumes that the VX4801 has logical address 24 and is installed in a VXibus mainframe that is controlled via an IEEE-488 interface from an external system controller, such as an IBM PC or equivalent using a Capital Equipment Corp. IEEE-488 interface. The VXibus IEEE-488 interface is assumed to have an IEEE-488 primary address of decimal 21 and to have converted the VX4801 Module's logical address to an IEEE-488 primary address of decimal 24.

Lines which are indented and not numbered are comments which clarify what the program is doing at those points.

Example 1

10 REM INITIALIZE SYSTEM
20 GOSUB 620
30 '  DETERMINE MEMORY LOCATION OF CEC CARD
40 INIT = 0
50 SPOLL = 9
60 SPOOL = 12
70 ENTER = 21
80 '  CALL INIT ( GPIB%, LEVEL% )
90 '  CALL SEND ( ADDRESS4801%, WRT$, STATUS% )
100 '  CALL SPOOL ( ADDRESS4801%, POLL%, STATUS% )
110 PCADDRESS% = 21
120 CONTROL% = 0
130 '  CALL ENTER ( RD$, LENGTH%, ADDRESS4801%, STATUS% )
140 '  ENTER MUST BE PRECIEDED BY
150 '  "RD$ = SPACE$( N ) AND FOLLOWED
160 '    BYRD$ = LEFT$( RD$, LENGTH% )
170 '  ADDRESS OF GPIB CARD IN THE PC
180 '  DEFINES THE PC'S INTERFACE AS BUS CONTROLLER
190 '  INITIALIZE THE PC'S INTERFACE CARD
200 CLS
210 ADDRESS4801% = 5
220 '  GPIB ADDRESS OF VX4801 CARD
230 RD$ = SPACE$(80)
240 '  ALLOCATE SPACE FOR THE INPUT STRING VARIABLE
180 TM$ = CHR$(10)  ' DEFINE THE LINE FEED TERMINATOR
190 '
200 GOSUB 750  ' CALL SERIAL POLL AND PRINT RESULTS.
210 WRT$ = "R" + TM$  ' RESET VX4801 TO POWER-UP CONDITION.
220 CALL SEND(ADDRESS4801%, WRT$, STATUS%)  
230 GOSUB 840  ' READ THE DEFAULT MESSAGE. CARD SHOULD
240  ' RESPOND WITH "READY".
250  '
260  ' PRINT THE DEFAULT MESSAGE.
270 PRINT "DEFAULT MESSAGE -> " + RD$
280 '
290 WRT$ = "S;QA" + TM$
300 CALL SEND(ADDRESS4801%, WRT$, STATUS%)  
310  ' ISSUE A "SELF TEST" (S) AND READ RESULT
320  ' USING "QUERY" (QA). A SEMI-COLON IS USED
330  ' AS COMMAND TERMINATOR FOR "S" COMMAND AND
340  ' LINE FEED AS TERMINATOR FOR "QA" COMMAND.
350  '
360 GOSUB 840  ' READ THE DEFAULT MESSAGE. CARD SHOULD
370  ' RESPOND WITH "NO ERRORS".
380  ' PRINT THE SELF TEST RESULTS.
390 PRINT "SELF TEST RESULTS -> " + RD$
400  '
410 WRT$ = "M*O;T*!;L*D55" + TM$  ' DEFINE ALL BYTES AS OUTPUTS, "M*O"
420  ' UN-TRI-STATE ALL OUTPUTS, "T*!"
430  ' LOAD ALL OUTPUT BYTES WITH HEX55
440 CALL SEND(ADDRESS4801%, WRT$, STATUS%)  
450  ' THE LED'S ON THE FRONT PANES WILL DISPLAY
460  ' HEX55 FOR ALL BYTES.
470 WRT$ = "I**" + TM$  ' READ BACK DATA USING "I" COMMAND
480 CALL SEND(ADDRESS4801%, WRT$, STATUS%)  
490 GOSUB 840  ' READ THE DATA BACK
500 PRINT "THE DATA IS -> " + RD$  ' PRINT THE DATA READ.
510  ' THE DATA SHOULD READ 555555555555
520 WRT$ = "778899AABBCC" + TM$  ' LOAD OUTPUTS WITH HEX 77,88,99 AA,BB,CC
530  ' TO BYTES 0 THROUGH 5 RESPECTIVELY
540 CALL SEND(ADDRESS4801%, WRT$, STATUS%)  
550 GOSUB 840  ' READ THE DATA BACK
560 PRINT "THE DATA IS -> " + RD$  ' PRINT THE DATA READ.
570  ' THE DATA SHOULD READ 778899AABBCC
580 PRINT"End Of Test ":PRINT:PRINT
590 END
600 '
610 '
620  ' SUB ROUTINE IDENTIFIES THE MEMORY LOCATION OF
630  ' CEC IEEE-488 INTERFACE CARD ROM
640 '
650 FOR I = &H40 TO &HEC STEP &H4
660 FAILED = 0: DEF SEG = (I * &H100)
Section 4

670 IF CHR$( PEEK (50) ) <> "C" THEN FAILED = 1
680 IF CHR$( PEEK (51) ) <> "E" THEN FAILED = 1
690 IF CHR$( PEEK (52) ) <> "C" THEN FAILED = 1
700 IF FAILED = 0 THEN CECLOC = (I * &H100): I = &HEC
710 NEXT I
720 RETURN
730 ' 740 ' 750 ' SUB ROUTINE FOR SERIAL POLL OF
760 ' IEEE-488 INSTRUMENTS
770 ' 780 CALL SPOOL(ADDRESS4801%,SPOOL%,STATUS%)
790 IF POLL% < 0 THEN PRINT "SERIAL POLL RETURNED -> "; POLL%; GOSUB 750
800 IF POLL% = 0 THEN PRINT "SERIAL POLL RETURNED -> "; POLL%
810 RETURN
820 ' 830 ' 840 ' SUB ROUTINE FOR READING DATA FROM
850 ' IEEE INSTRUMENTS
860 ' 870 RD$ = SPACE$(80) ' ALLOCATE SPACE FOR THE INPUT STRING VARIABLE
880 CALL ENTER(RD$,LENGTH%,ADDRESS4801%,STATUS%)
890 RD$ = LEFT$(RD$,LENGTH%) ' TRIM STRING TO LENGTH%
900 RETURN

Example 2:

10  CLEAR ,60000!: IBINIT1 = 60000!: IBINIT2 = IBINIT1 + 3: BLOAD "bib.m",IBINIT1
20  CALL IBINIT1(IBFIND,IBTRG,IBCLR,IBPCT,IBSIC,IBLOG,IBPPC,IBBNA,IBONL,IBRSC,
     IBRE,IBRSV,IBPAD,IBSAD,IBIST,IBDMA,IBEOS,IBTMO,IBETO,IBRDF,IBWRTF,IBTRAP,
     IBDEV,IBLN)
30  CALL IBINIT2(IBGTS,IBCAC,IBWAIT,IBPOKE,IBWRT,IBWRTA,IBCMD,IBCMDA,IBRD,IBRDA,
     IBSTOP,IBRPP,IBRSP,IBDIAG,IBXTRC,IBRD1,IBWRTI,IBRDIA,IBWRTIA,IBSTA%,IBERR%,
     IBCNT%)
40 ' 50 ' COMMON SHARED /NISTSATDL/ IBSTA%, IBERR%, IBCNT%
60 ' 70  BDNAME$ = "PCX": CALL IBFIND(IBDNAME$, PCX%)
80  IF PCX% < 0 THEN PRINT ** * Ibfind has failed * **: END 90 ' 100 REM INITIALIZE SYSTEM
110 ADDR% = 5: CALL IBPAD(PCX%, ADDR%)
120 ' 130 CLS ' CLEAR CRT SCREEN
140 ADDR4801% = 5 ' GPIB ADDRESS OF VX4801 CARD
150 TMS = CHR$(10) ' DEFINE THE LINE FEED TERMINATOR
160 WRT$ = "R" + TM$: ' RESET VX4801 TO POWER-UP CONDITION
170 GOSUB 1770

4 - 4  VX4801
A = TIMER + 1: WHILE A > TIMER: WEND
RD$ = SPACE$(80) ' READ THE DEFAULT MESSAGE FROM THE CARD.
GOSUB 1810 ' IT SHOULD RESPOND WITH "READY".
PRINT "THE DEFAULT MESSAGE.
LPTRNT "DEFAULT MESSAGE -> " ; LEFT$(RD$, LEN(RD$)-2)
PRINT "DEFAULT MESSAGE -> " ; LEFT$(RD$, LEN(RD$)-2)
'
WRT$ = "S;QA" + TM$ ' ISSUE A "SELF TEST" (S) AND READ RESULT
USING "QUERY" (QA). A SEMI-COLON IS USED
AS COMMAND TERMINATOR FOR "S" COMMAND AND
LINE FEED AS TERMINATOR FOR "QA" COMMAND.
GOSUB 1770 ' READ SELF TEST RESULTS FROM THE CARD.
GOSUB 1810 ' THE RESPONSE SHOULD BE "NO ERRORS".
PRINT "SELF TEST RESULTS -> " ; RD$
PRINT "SELF TEST RESULTS -> " ; RD$
'
PRINT "EXECUTING TEST"
TESTNUM = 1
WRT$ = "M";T*1;*"; ' DEFINE ALL BYTES AS OUTPUTS, "M";
GOSUB 1650 ' UN-TRI-STATE ALL OUTPUTS, "T";
400 ' SET READ BACK DATA FORMAT "*" ALL BYTES.
100 ' EXPECTED DATA IS 000000000000.
200 ' LOAD ALL OUTPUT BYTES WITH HEX55
GOSUB 1650 ' THE RESPONSE SHOULD BE 555555555555
500 ' THE LED'S ON THE FRONT PANEL WILL DISPLAY
600 ' HEX55 FOR ALL BYTES. EXPECTED DATA IS
700 ' 555555555555.
800 ' IMPLICIT LOAD DATA, NO COMMAND OR
GOSUB 1650 ' TERMINATOR IS NEEDED. OUTPUT A
900 ' 00,11,22,33,44,55 TO BYTES 0 THROUGH 6
100 ' RESPECTIVELY. EXPECTED DATA IS
150 ' 001122334455.
200 ' L1D01/5DFA/2D20/4D88/3DCC;
GOSUB 1650 ' OUTPUT A HEX 01 TO BYTE 1, A HEX FA TO
700 ' BYTES 0 AND 5, A HEX 20 TO BYTE 2, A
800 ' HEX 88 TO BYTE 4 AND HEX CC TO BYTE 3.
900 ' THE DATA SHOULD READ FA0120CC88FA.
000 ' THE OUTPUT DATA SEQUENCE IS NOW CHANGED
100 ' TO BYTES 2, 0, 3, 5, 4, AND 1 RESPECTIVELY.
200 ' IMPLICIT LOAD DATA PER CURRENT SEQUENCE
GOSUB 1650 ' EXPECTED OUTPUT IS 220033554411.
300 ' USE LOAD OVERRIDE COMMAND TO SET BIT 4 OF
400
VX4801
670 GOSUB 1650   ' BYTE 1 HIGH WITHOUT AFFECTING THE IMPLICIT
680                ' OUTPUT SEQUENCE. EXPECTED OUTPUT IS
690                ' 221033554411.
700   '                ' USE THE "OR" MASK TO SET BIT 7 OF BYTES 1,
710 WRT$ = "L123#80;"     ' 2, AND 3. THE NEW LOAD SEQUENCE IS NOW
720 GOSUB 1650        ' DEFINED AS 1-2-3. EXPECTED DATA IS
730                ' 2290B3D54411.
740                ' OUTPUT A 00, 11, 22 HEX TO BYTES 1, 2, AND 3.
750   '                ' EXPECTED READBACK IS 220011224411.
760 WRT$ = "001122"    ' REDEFINE OUTPUT SEQUENCE TO 1-5-0-2-4-3.
770 GOSUB 1650        ' EXPECTED READBACK IS 220011224411.
780                ' OUTPUT DATA PER NEW SEQUENCE.
790 WRT$ = "L150243;" ' EXPECTED READBACK IS 220033554411.
800 GOSUB 1650
810                ' OUTPUT HEX 33 TO ALL BYTES AND REDEFINE
820 WRT$ = "001122334455" ' SEQUENCE TO 0-1-2-3-4-5. EXPECTED
830 GOSUB 1650        ' READBACK IS 333333333333.
840                ' OUTPUT DATA PER NEW SEQUENCE. NOTE THAT
850 WRT$ = "L*D33;"   ' DATA IS NOT OUTPUT UNTIL THE REQUIRED NUMBER
860 GOSUB 1650        ' OF BYTES IS RECEIVED. EXPECTED READBACK IS
870                ' 372322117733.
880                ' SET BIT 2 OF BYTE 0, RESET BIT 4 OF BYTE 1,
890 WRT$ = "LDS02/1RO4/2&22/3X22/4#44;"    ' AND" A 22 HEX TO BYTE 2, "XOR" A 22 HEX TO
900 GOSUB 1650        ' BYTE 3 AND "OR" A 44 HEX TO BYTE 4.
910                ' EXPECTED READBACK IS 372322117733.
920                ' OUTPUT DATA PER NEW SEQUENCE. NOTE THAT
930 WRT$ = "0011"      ' DATA IS NOT OUTPUT UNTIL THE REQUIRED NUMBER
940 GOSUB 1650        ' OF BYTES IS RECEIVED. EXPECTED READBACK IS
950                ' 372322117733.
960                ' FILL OUT THE REQUIRED DATA. EXPECTED
970 WRT$ = "223344"     ' READBACK IS 001122334433.
980 GOSUB 1650
990                ' USE LOAD OVERRIDE COMMAND TO SET BYTES 4 AND 1
1000 WRT$ = "LO41D55" ' TO 55 HEX. EXPECTED READBACK IS
1010 GOSUB 1650       ' 005522335533.
1020                ' OUTPUT AN AA, BB, CC, DD AND EE HEX TO BYTES
1030 WRT$ = "AABBCCDDEE"  ' 0 THROUGH 4 RESPECTIVELY. EXPECTED
1040 GOSUB 1650       ' READBACK IS AABBCCDDEE33.
1050                ' PRINT : INPUT "PRESS <ENTER> TO CONTINUE", DUMMY$.
1060                ' ** THE FOLLOWING LINES SHOW HOW THE INPUT (I) COMMAND IS USED.
1070 WRT$ = "01234567" ' THEY FOLLOW LINES 2 THROUGH 10 OF THE EXAMPLE FOLLOWING THE
1080 GOSUB 1650        ' INPUT COMMAND IN THIS MANUAL.
1160 CLS : STEPNUM = 2
1170 WRT$ = "R;M*:O;T*:L*:O01122334455" + TM$ ' DEFINE ALL BYTES AS OUTPUTS,
1180 ' UN-TRI-STATED.
1190 GOSUB 1770
1200 ' 
1210 WRT$ = "I*:;" ' READ BACK THE STATE OF ALL BYTES.
1220 GOSUB 1650 ' EXPECTED DATA IS 001122334455.
1230 ' 
1240 WRT$ = "1123;" ' READ BACK THE STATE OF BYTES 1, 2, AND 3.
1250 GOSUB 1650 ' EXPECTED DATA IS 112233.
1260 ' 
1270 WRT$ = "" ' READ BACK DATA WITHOUT ISSUING A COMMAND.
1280 GOSUB 1650 ' (IMPLICIT READ). DATA EXPECTED IS 112233.
1290 ' 
1300 WRT$ = "I*&55" ' READ BACK DATA USING THE "AND" MASK.
1310 GOSUB 1650 ' ALL BYTES ARE AND'ED WITH 55 HEX.
1320 ' EXPECTED DATA IS 001100114455.
1330 ' 
1340 WRT$ = "" ' READ BACK DATA WITHOUT ISSUING A COMMAND.
1350 GOSUB 1650 ' (IMPLICIT READ). NOTICE THAT THE DATA IS
1360 ' OUTPUT WITH THE MASK OVERLAID. DATA
1370 ' EXPECTED IS 001100114455.
1380 ' 
1390 WRT$ = "I*" ' READ BACK DATA WITHOUT AND MASKS.
1400 GOSUB 1650 ' EXPECTED DATA IS 001122334455.
1410 ' 
1420 WRT$ = "IO3X11;" ' USE INPUT OVERRIDE TO READ BYTE 3 XOR'ED
1430 GOSUB 1650 ' WITH AN 11 HEX, WITHOUT AFFECTING THE
1440 ' INPUT SEQUENCE. DATA EXPECTED IS 22.
1450 ' 
1460 WRT$ = "" ' READ BACK DATA WITHOUT ISSUING A COMMAND.
1470 GOSUB 1650 ' (IMPLICIT READ). NOTE THAT THE PREVIOUS
1480 ' OVERRIDE COMMAND HAS NO EFFECT. DATA
1490 ' EXPECTED IS 001122334455.
1500 ' 
1510 WRT$ = "1543012;" ' REDEFINE THE INPUT SEQUENCE TO 5-4-3-0-1-2.
1520 GOSUB 1650 ' DATA EXPECTED IS 554433001122.
1530 ' 
1540 WRT$ = "IO#55/1XAA/2345;" ' USE INPUT OVERRIDE TO READ BYTE 1 XOR'ED
1550 GOSUB 1650 ' WITH AN AA HEX, ALONG WITH BYTES 2, 3, 4, AND 5.
1560 ' EXPECTED DATA IS BB22334455.
1570 ' 
1580 LPRINT : LPRINT ; TAB(20); " * * END OF TEST * *"
1590 PRINT : INPUT "PRESS <ENTER> TO EXIT TEST AND RETURN TO DOS", DUMMY$ 
1600 SYSTEM
1610 ' 
1620 END 
1630 ' 
1640 ' 

VX4801
1650 ' SUB FUNCTION OUTPUTS CONTENTS OF WRT$ TO VX4801 AND READS DATA
1660 ' FROM THE MODULE INTO THE STRING RD$. INPUT AND OUTPUT DATA IS
1670 ' OUTPUT TO A PRINTER.
1680 ' 1690 GOSUB 1770
1700 RD$ = SPACE$(80)
1710 ' 1720 GOSUB 1810
1730 LPRINT "STEP" + STR$(TESTNUM); TAB(8); " : COMMAND = " + WRT$; TAB(50); " : DATA = " + LEFT$(RD$, IBCNT%-2)
1740 TESTNUM = TESTNUM + 1
1750 RETURN
1760 ' 1770 'SEND WRT$ TO VX4801
1780 CALL IBWRT(PCX%, WRT$)
1790 RETURN
1800 ' 1810 'READ DATA FROM VX4801
1820 CALL IBRD(PCX%, RD$)
1830 RETURN
Appendix A

VXIbus Operation

The VX4801 Module is a C size single slot VXIbus Message-Based Word Serial instrument. It uses the A16, D16 VME interface available on the backplane P1 connector and does not require any A24 or A32 address space. The module is a D16 interrupter.

The VX4801 Module is neither a VXIbus commander or VMEbus master, and therefore it does not have a VXIbus Signal register. The VX4801 is a VXIbus message based servant.

The module supports the Normal Transfer Mode of the VXIbus, using the Write Ready, Read Ready, Data In Ready (DIR), and Data Out Ready (DOR) bits of the module’s Response register.

A Normal Transfer Mode read of the VX4801 Module proceeds as follows:

1. The commander reads the VX4801’s Response register and checks if the Write Ready and DOR bits are true. If they are, the commander proceeds to the next step. If not, the commander continues to poll these bits until they become true.

2. The commander writes the Byte Request command (0DEFFh) to the VX4801’s Data Low register.

3. The commander reads the VX4801’s Response register and checks if the Read Ready and DOR bits are true. If they are, the commander proceeds to the next step. If not, the commander continues to poll these bits until they become true.

4. The commander reads the VX4801’s Data Low register.

A Normal Transfer Mode Write to the VX4801 Module proceeds as follows:

1. The commander reads the VX4801’s Response register and checks if the Write Ready and DIR bits are true. If they are, the commander proceeds to the next step. If not, the commander continues to poll the Write Ready and DIR bits until they are true.

2. The commander writes the Byte Available command which contains the data (0BCXX or 0BDXX, depending on the End bit) to the VX4801’s Data Low register.

The VX4801 Module also supports the Fast Handshake Mode during readback. In this mode, the module is capable of transfilling data at optimal backplane speed without the need of the commander’s testing any of the handshake bits. The VX4801 Module asserts BERR* to switch from Fast Handshake Mode to Normal Transfer Mode, per VXI
Specification. The VX4801’s Read Ready, Write Ready, DIR and DOR bits react properly, in case the commander does not support the Fast Handshake Mode.

A Fast Handshake Transfer Mode Read of the VX4801 proceeds as follows:

1. The commander writes the Byte Request command (0DEFFh) to the VX4801’s Data Low register.

2. The commander reads the VX4801’s Data Low register.

The VX4801 Module has no registers beyond those defined for VXIBus message based devices. All communications with the module are through the Data Low register, the Response register or the VXIBus interrupt cycle. Any attempt by another module to read or write to any undefined location of the VX4801’s address space may cause incorrect operation of the module.

As with all VXIBus devices, the VX4801 module has registers located within a 64 byte block in the A16 address space.

The base address of the VX4801 device’s registers is determined by the device’s unique logical address and can be calculated as follows:

\[
\text{Base Address} = V \times 40H + C000H
\]

where \(V\) is the device’s logical address as set by the Logical Address switches.

**VX4801 Configuration Registers**

Below is a list of the VX4801 Configuration registers with a complete description of each. In this list, \(RO\) = Read Only, \(WO\) = Write Only, \(R\) = Read, and \(W\) = Write. The offset is relative to the module’s base address:

**REGISTER DEFINITIONS**

<table>
<thead>
<tr>
<th>Register</th>
<th>Address</th>
<th>Type</th>
<th>Value (Bits 15-0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID Register</td>
<td>0000H</td>
<td>RO</td>
<td>1011 1111 1111 1100 (BFFCh)</td>
</tr>
<tr>
<td>Device Type</td>
<td>0002H</td>
<td>RO</td>
<td>See Device Type definition below</td>
</tr>
<tr>
<td>Status</td>
<td>0004H</td>
<td>R</td>
<td>Defined by state of interface</td>
</tr>
<tr>
<td>Control</td>
<td>0004H</td>
<td>W</td>
<td>Defined by state of interface</td>
</tr>
<tr>
<td>Offset</td>
<td>0006H</td>
<td>WO</td>
<td>Not used</td>
</tr>
<tr>
<td>Protocol</td>
<td>0008H</td>
<td>RO</td>
<td>1111 0111 1111 1111 (F7FFh)</td>
</tr>
<tr>
<td>Response</td>
<td>000AH</td>
<td>RO</td>
<td>Defined by state of the interface</td>
</tr>
<tr>
<td>Data High</td>
<td>000CH</td>
<td></td>
<td>Not used</td>
</tr>
<tr>
<td>Data Low</td>
<td>000EH</td>
<td>W</td>
<td>See Data Low definition below</td>
</tr>
<tr>
<td>Data Low</td>
<td>000EH</td>
<td>R</td>
<td>See Data Low definition below</td>
</tr>
</tbody>
</table>
### BIT DEFINITIONS

<table>
<thead>
<tr>
<th>Register</th>
<th>Bit Location</th>
<th>Bit Usage</th>
<th>VX4801 Value</th>
<th>VX4801 Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>ID</td>
<td>15-14</td>
<td>Device Class</td>
<td>10</td>
<td>Message Based</td>
</tr>
<tr>
<td></td>
<td>13-12</td>
<td>Address Space</td>
<td>11</td>
<td>A16 only</td>
</tr>
<tr>
<td></td>
<td>11-0</td>
<td>Manufact. ID</td>
<td>1111 1111 1100</td>
<td>Tek/CDS</td>
</tr>
<tr>
<td>Device Type</td>
<td>15-0</td>
<td>Device Type</td>
<td>1111 0100 1101 1110 Ones comp. of 801</td>
<td></td>
</tr>
<tr>
<td>Status</td>
<td>15</td>
<td>A24/32 Active</td>
<td>x</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>MODID*</td>
<td>1</td>
<td>MODID line not active</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>MODID line active</td>
</tr>
<tr>
<td></td>
<td>13-4</td>
<td>Device dependent</td>
<td>xx xxxxx xxxx</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Ready</td>
<td>0 or 1</td>
<td>Per VXI Spec.</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Passed</td>
<td>1</td>
<td>Passed</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>VXI Interface failure</td>
</tr>
<tr>
<td></td>
<td>1-0</td>
<td>Device dependent</td>
<td>xx</td>
<td>Not used</td>
</tr>
<tr>
<td>Control</td>
<td>15</td>
<td>A24/32 Enable</td>
<td>x</td>
<td>No effect</td>
</tr>
<tr>
<td></td>
<td>14-2</td>
<td>Device dependent</td>
<td>xx xxxxx xxxx xx</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>SYSFAIL Inhibit</td>
<td>1</td>
<td>Disables module from driving Sysfail</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Enables module to drive Sysfail</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Reset</td>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Not reset</td>
</tr>
<tr>
<td>Protocol</td>
<td>15</td>
<td>CMDR*</td>
<td>1</td>
<td>Servant only</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>Signal Reg.*</td>
<td>1</td>
<td>No Signal Reg.</td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>Master*</td>
<td>1</td>
<td>Slave only</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>Interrupter</td>
<td>1</td>
<td>Interrupter</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>FHS*</td>
<td>0</td>
<td>Fast Handshake capability</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>Shared Memory*</td>
<td>1</td>
<td>No Shared Memory capability</td>
</tr>
<tr>
<td></td>
<td>9-4</td>
<td>Reserved</td>
<td>11 1111</td>
<td>Not used</td>
</tr>
<tr>
<td></td>
<td>3-0</td>
<td>Device dependent</td>
<td>1111</td>
<td>Not used</td>
</tr>
<tr>
<td>Response</td>
<td>15</td>
<td>Defined value of 0</td>
<td>0</td>
<td>Per VXI</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>Reserved</td>
<td>1</td>
<td>Per VXI</td>
</tr>
<tr>
<td></td>
<td>13</td>
<td>DOR</td>
<td>1 or 0</td>
<td>1 indicates that instrument data may be read at this time.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 indicates that instrument data may be sent to this module.</td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>DIR</td>
<td>1 or 0</td>
<td>No VXI error has occurred</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VXI error has occurred</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>ERR*</td>
<td>1</td>
<td>No VXI error has occurred</td>
</tr>
</tbody>
</table>

**Note:** Codes marked with an asterisk (*) are reserved for future use.
## BIT DEFINITIONS

<table>
<thead>
<tr>
<th>Register</th>
<th>Bit Location</th>
<th>Bit Usage</th>
<th>VX4801 Value</th>
<th>VX4801 Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Response</td>
<td>10</td>
<td>Read Ready</td>
<td>1 or 0</td>
<td>Indicates that data may be read from this module at this time. Set by the instrument following a &quot;Byte Request&quot; or any other VXI command requiring readback. Cleared on reset or when no data is left to send.</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>Write Ready</td>
<td>1 or 0</td>
<td>Indicates that VXI commands or instrument data may be written at this time.</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>FHS Active*</td>
<td>1</td>
<td>Indicates that this module is capable of supporting fast handshake (not requiring handshake) at this point in time.</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Locked*</td>
<td>1 or 0</td>
<td>Follows the state of the Clear Lock and Set Lock VXIbus commands.</td>
</tr>
<tr>
<td>6-0</td>
<td>Device dependant</td>
<td>xxx xxxx</td>
<td></td>
<td>Not used</td>
</tr>
</tbody>
</table>

Data High - not implemented.

Data Low (read/write)

### Word Serial Commands

A write to the Data Low register causes this module to execute some action based on the data written. This section describes the device specific Word Serial commands this module responds to and the results of these commands.

**Read Protocol Command:**

```
 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
```

If the Data Low register is read after this command, the contents are as follows:
### BIT DEFINITIONS

<table>
<thead>
<tr>
<th>Register</th>
<th>Bit Location</th>
<th>Bit Usage</th>
<th>VX4801 Value</th>
<th>VX4801 Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Protocol</td>
<td>15</td>
<td>VXI Rev.</td>
<td>1</td>
<td>VXI Revision 1.4</td>
</tr>
<tr>
<td></td>
<td>14-11</td>
<td>Device Dependant</td>
<td>1111</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>Reserved</td>
<td>1</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>RG*</td>
<td>1</td>
<td>response generation not supported</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>EG*</td>
<td>0</td>
<td>event generation supported</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Zero</td>
<td>0</td>
<td>must be 0, per VXI specification.</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>PI*</td>
<td>1</td>
<td>programmable interrupts not supported</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>PH*</td>
<td>1</td>
<td>programmable interrupt handlers not supported</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>TRG*</td>
<td>0</td>
<td>Word Serial Trigger command supported</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>I4*</td>
<td>1</td>
<td>488.2 protocol not supported</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>I*</td>
<td>0</td>
<td>VXIbus Instrument Protocol supported</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>ELW*</td>
<td>1</td>
<td>Extended Long Word protocol not supported</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>LW*</td>
<td>1</td>
<td>Long Word protocol not supported</td>
</tr>
<tr>
<td>Read STB</td>
<td>15-8</td>
<td>Upper byte</td>
<td>1111 1111</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>not used</td>
<td>0</td>
<td>set when a request true interrupt has been generated. Cleared upon the execution of this command.</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>RQS</td>
<td>1 or 0</td>
<td>not used</td>
</tr>
<tr>
<td>Async</td>
<td>5-0</td>
<td>not used</td>
<td>0</td>
<td>command successful</td>
</tr>
<tr>
<td>Mode Control</td>
<td>15-12</td>
<td>Status</td>
<td>1111</td>
<td>command unsuccessful. this occurs if bits 0 or 1 of this command are 1 indicating that a request is being made to have responses and/or events sent as signals. This module supports interrupts rather than signals.</td>
</tr>
<tr>
<td></td>
<td>11-4</td>
<td>not used</td>
<td>1111 1111</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Resp En*</td>
<td>0 or 1</td>
<td>if bits 15-12 are 1111, echoes bit 3 of the command</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Event En*</td>
<td>0 or 1</td>
<td>if bits 15-12 are 1111, echoes bit 2 of the command</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Resp Mode</td>
<td>0</td>
<td>interrupts are supported</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Event Mode</td>
<td>0</td>
<td>interrupts are supported</td>
</tr>
</tbody>
</table>
**Register** | **Bit Location** | **Bit Usage** | **VX4801 Value** | **VX4801 Usage**
---|---|---|---|---
Control Response | 15-12 | not used | 1111 | command passed
| 11-7 | not used | 11111 | not used
| 6-0 | | 1111111 | no responses supported

**VX4801 Interrupts**

The VX4801 will interrupt its commander with the following "event" if any of the errors described by the ERR? command occur and an INT command has been issued to the VX4801 Module to enable interrupts.

**Request True:**

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 1 1 1 1 1 1 0 1 <---Logical Address--->
```
## Appendix B

### Input/Output Connections

**Pinouts**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S3-</td>
<td>READY FOR DATA OUTPUT (RFD)</td>
</tr>
<tr>
<td>1</td>
<td>Data Ready input (DRD)</td>
</tr>
<tr>
<td>2</td>
<td>Ground</td>
</tr>
<tr>
<td>3</td>
<td>Ground</td>
</tr>
<tr>
<td>4</td>
<td>Data Available input</td>
</tr>
<tr>
<td>5</td>
<td>Data Acknowledge output</td>
</tr>
<tr>
<td>6</td>
<td>Byte 0 bit 0 (LSB)</td>
</tr>
<tr>
<td>7</td>
<td>Byte 0 bit 1</td>
</tr>
<tr>
<td>8</td>
<td>Byte 0 bit 2</td>
</tr>
<tr>
<td>9</td>
<td>Byte 0 bit 3</td>
</tr>
<tr>
<td>10</td>
<td>Byte 0 bit 4</td>
</tr>
<tr>
<td>11</td>
<td>Byte 0 bit 5</td>
</tr>
<tr>
<td>12</td>
<td>Byte 0 bit 6</td>
</tr>
<tr>
<td>13</td>
<td>Byte 0 bit 7 (MSB)</td>
</tr>
<tr>
<td>14</td>
<td>Ground</td>
</tr>
<tr>
<td>15</td>
<td>External Tri-State input for byte 0</td>
</tr>
<tr>
<td>16</td>
<td>External Tri-State input for byte 3</td>
</tr>
<tr>
<td>17</td>
<td>Ground</td>
</tr>
<tr>
<td>18</td>
<td>External Tri-state input for byte 1</td>
</tr>
<tr>
<td>19</td>
<td>Byte 1 bit 0 (LSB)</td>
</tr>
<tr>
<td>20</td>
<td>Byte 1 bit 1</td>
</tr>
<tr>
<td>21</td>
<td>Byte 1 bit 2</td>
</tr>
<tr>
<td>22</td>
<td>Byte 1 bit 3</td>
</tr>
<tr>
<td>23</td>
<td>Byte 1 bit 4</td>
</tr>
<tr>
<td>24</td>
<td>Byte 1 bit 5</td>
</tr>
<tr>
<td>25</td>
<td>Byte 1 bit 6</td>
</tr>
<tr>
<td>26</td>
<td>Byte 1 bit 7 (MSB)</td>
</tr>
<tr>
<td>27</td>
<td>Ground</td>
</tr>
<tr>
<td>28</td>
<td>Ground</td>
</tr>
<tr>
<td>29</td>
<td>Byte 2 bit 0 (LSB)</td>
</tr>
<tr>
<td>30</td>
<td>Byte 2 bit 1</td>
</tr>
<tr>
<td>31</td>
<td>Byte 2 bit 2</td>
</tr>
<tr>
<td>32</td>
<td>Byte 2 bit 3</td>
</tr>
<tr>
<td>33</td>
<td>Byte 2 bit 4</td>
</tr>
<tr>
<td>34</td>
<td>Byte 2 bit 5</td>
</tr>
<tr>
<td>35</td>
<td>Byte 2 bit 6</td>
</tr>
<tr>
<td>36</td>
<td>Byte 2 bit 7 (MSB)</td>
</tr>
<tr>
<td>37</td>
<td>Byte 2 bit 7 (MSB)</td>
</tr>
</tbody>
</table>
Appendix B

Pinouts

S3- 38  ground
  39  External Tri-State input for byte 2
  40  ground
  41  ground
  42  byte 3 bit 0 (LSB)
  43  byte 3 bit 1
  44  byte 3 bit 2
  45  byte 3 bit 3
  46  byte 3 bit 4
  47  byte 3 bit 5
  48  byte 3 bit 6
  49  byte 3 bit 7 (MSB)
  50  ground

S4-  1  ground
  2  ground
  3  byte 4 bit 0 (LSB)
  4  byte 4 bit 1
  5  byte 4 bit 2
  6  byte 4 bit 3
  7  byte 4 bit 4
  8  byte 4 bit 5
  9  byte 4 bit 6
 10  byte 4 bit 7 (MSB)
 11  ground
 12  External Tri-State input for byte 4
 13  External Tri-State input for byte 5
 14  ground
 15  ground
 16  byte 5 bit 0 (LSB)
 17  byte 5 bit 1
 18  byte 5 bit 2
 19  byte 5 bit 3
 20  byte 5 bit 4
 21  byte 5 bit 5
 22  byte 5 bit 6
 23  byte 5 bit 7 (MSB)
 24  ground
 25  ground
Appendix C
VXI Glossary

The terms in this glossary are defined as used in the VXIbus System. Although some of these terms may have different meanings in other systems, it is important to use these definitions in VXIbus applications. Terms which apply only to a particular instrument module are noted.

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accessed Indicator</td>
<td>An amber LED indicator that lights when the module identity is selected by the Resource Manager module, and flashes during any I/O operation for the module.</td>
</tr>
<tr>
<td>ACFAIL*</td>
<td>A VMEbus backplane line that is asserted under these conditions: 1) by the mainframe Power Supply when a power failure has occurred (either ac line source or power supply malfunction), or 2) by the front panel ON/STANDBY switch when switched to STANDBY.</td>
</tr>
<tr>
<td>A-Size Card</td>
<td>A VXIbus instrument module that is 100.0 by 160 mm by 20.32 mm (3.9 by 6.3 in by 0.8 in), the same size as a VMEbus single-height short module.</td>
</tr>
<tr>
<td>Asynchronous Communication</td>
<td>Communications that occur outside the normal &quot;command-response&quot; cycle. Such communications have higher priority than synchronous communication.</td>
</tr>
<tr>
<td>Backplane</td>
<td>The printed circuit board that is mounted in a VXIbus mainframe to provide the interface between VXIbus modules and between those modules and the external system.</td>
</tr>
<tr>
<td>B-Size Card</td>
<td>A VXIbus instrument module that is 233.4 by 160 mm by 20.32 mm (9.2 by 6.3 in by 0.8 in), the same size as a VMEbus double-height short module.</td>
</tr>
<tr>
<td>Bus Arbitration</td>
<td>In the VMEbus interface, a system for resolving contention for service among VMEbus Master devices on the VMEbus.</td>
</tr>
<tr>
<td>Bus Timer</td>
<td>A functional module that measures the duration of each data transfer on the Data Transfer Bus (DTB) and terminates the DTB cycle if the duration is excessive. Without the termination capability of this module, a Bus Master attempt to transfer data to or from a non-</td>
</tr>
</tbody>
</table>
existental Slave location could result in an infinitely long wait for the Slave response.

Client

In shared memory protocol (SMP), that half of an SMP channel that does not control the shared memory buffers.

CLK10

A 10-MHz, ±100 ppm, individually buffered (to each module slot), differential ECL system clock that is sourced from Slot 0 and distributed to Slots 1-12 on P2. It is distributed to each module slot as a single source, single destination signal with a matched delay of under 8 ns.

CLK100

A 100-MHz, ±100 ppm, individually buffered (to each module slot), differential ECL system clock that is sourced from Slot 0 and distributed to Slots 1-12 on P3. It is distributed to each module slot in synchronous with CLK10 as a single source, single destination signal with a maximum system timing skew of 2 ns, and a maximum total delay of 8 ns.

Commander

In the VXIbus interface, a device that controls another device (a servant). A commander may be a servant of another commander.

Command

A directive to a device. There are three types of commands:

In Word Serial Protocol, a 16-bit imperative to a servant from its commander.

In Shared Memory Protocol, a 16-bit imperative from a client to a server, or vice versa.

In a Message, an ASCII-coded, multi-byte directive to any receiving device.

Communication Registers

In word serial protocol, a set of device registers that are accessible to the commander of the device. Such registers are used for inter-device communications, and are required on all VXIbus message-based devices.

Configuration Registers

A set of registers that allow the system to identify a (module) device type, model, manufacturer, address space, and memory requirements. In order to support automatic system and memory configuration, the VXIbus standard specifies that all VXIbus devices have a set of such registers, all accessible from P1 on the VMEbus.

C-Size Card

A VXIbus instrument module that is 340.0 by 233.4 mm by 30.48 mm (13.4 by 9.2 in by 1.2 in).
Appendix C

Custom Device: A special-purpose VXIbus device that has configuration registers so as to be identified by the system and to allow for definition of future device types to support further levels of compatibility.

Data Transfer Bus: One of four buses on the VMEbus backplane. The Data Transfer Bus allows Bus Masters to direct the transfer of binary data between Masters and Slaves.

DC SUPPLIES Indicator: A red LED indicator that illuminates when a DC power fault is detected on the backplane.

Device Specific Protocol: A protocol for communication with a device that is not defined in the VXIbus specification.

D-Size Card: A VXIbus instrument module that is 340.0 by 366.7 mm by 30.48 mm (13.4 x 14.4 in x 1.2 in).

DTB: See Data Transfer Bus.

DTB Arbiter: A functional module that accepts bus requests from Requester modules and grants control of the DTB to one Requester at a time.

DUT: Device Under Test.

ECLTRG: Six single-ended ECL trigger lines (two on P2 and four on P3) that function as inter-module timing resources, and that are bussed across the VXIbus subsystem backplane. Any module, including the Slot 0 module, may drive and receive information from these lines. These lines have an impedance of 50 ohms; the asserted state is logical High.

Embedded Address: An address in a communications protocol in which the destination of the message is included in the message.

ESTST Extended Self Test: Extended STart/STop protocol; used to synchronize VXIbus modules.

External System Controller: The host computer or other external controller that exerts overall control over VXIbus operations.

FAILED Indicator: A red LED indicator that lights when a device on the VXIbus has detected an internal fault. This might result in the assertion of the SYSFAIL* line.
Appendix C

IACK Daisy Chain Driver
The circuit that drives the VMEbus Interrupt Acknowledge daisy chain line that runs continuously through all installed modules or through jumpers across the backplane.

ID-ROM
An NVRAM storage area that provides for non-volatile storage of diagnostic data.

Instrument Module
A plug-in printed circuit board, with associated components and shields, that may be installed in a VXIbus mainframe. An instrument module may contain more than one device. Also, one device may require more than one instrument module.

Interface Device
A VXIbus device that provides one or more interfaces to external equipment.

Interrupt Handler
A functional module that detects interrupt requests generated by Interrupters and responds to those requests by requesting status and identity information.

Interrupter
A device capable of asserting VMEbus interrupts and performing the interrupt acknowledge sequence.

IRQ
The Interrupt ReQuest signal, which is the VMEbus interrupt line that is asserted by an Interrupter to signify to the controller that a device on the bus requires service by the controller.

Local Bus
A daisy-chained bus that connects adjacent VXIbus slots.

Local Controller
The instrument module that performs system control and external interface functions for the instrument modules in a VXIbus mainframe or several mainframes. See Resource Manager.

Local Processor
The processor on an instrument module.

Logical Address
The smallest functional unit recognized by a VXIbus system. It is often used to identify a particular module.

Mainframe
For example, the Tektronix VX1400 Mainframe, an operable housing that includes 13 C-size VXIbus instrument module slots.

Memory Device
A storage element (such as bubble memory, RAM, and ROM) that has configuration registers and memory attributes (such as type and access time).

Message
A series of data bytes that are treated as a single communication, with a well defined terminator and message body.
Message Based Device
A VXIbus device that supports VXI configuration and communication registers. Such devices support the word serial protocol, and possibly other message-based protocols.

MODID Lines
Module/system identity lines.

Physical Address
The address assigned to a backplane slot during an access.

Power Monitor
A device that monitors backplane power and reports fault conditions.

P1
The top-most backplane connector for a given module slot in a vertical mainframe such as the Tektronix VX1400. The left-most backplane connector for a given slot in a horizontal mainframe.

P2
The bottom backplane connector for a given module slot in a vertical C-size mainframe such as the VX1400; or the middle backplane connector for a given module slot in a vertical D-size mainframe such as the VX1500.

P3
The bottom backplane connector for a given module slot in a vertical D-size mainframe such as the Tektronix VX1500.

Query
A form of command that allows for inquiry to obtain status or data.

READY Indicator
A green LED indicator that lights when the power-up diagnostic routines have been completed successfully. An internal failure or failure of +5-volt power will extinguish this indicator.

Register Based Device
A VXIbus device that supports VXI register maps, but not high level VXIbus communication protocols; includes devices that are register-based servant elements.

Requester
A functional module that resides on the same module as a Master or Interrupt Handler and requests use of the DTB whenever its Master or Interrupt Handler requires it.

Resource Manager
A VXIbus device that provides configuration management services such as address map configuration, determining system hierarchy, allocating shared system resources, performing system self test diagnostics, and initializing system commanders.

Self Calibration
A routine that verifies the basic calibration of the instrument module circuits, and adjusts this calibration to compensate for short- and long-term variables.

Self Test
A set of routines that determine if the instrument module circuits will perform according to a given set of standards. A self test routine is performed upon power-up.
<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Servant</td>
<td>A VXIbus message-based device that is controlled by a commander.</td>
</tr>
<tr>
<td>Server</td>
<td>A shared memory device that controls the shared memory buffers used in a given Shared Memory Protocol channel.</td>
</tr>
<tr>
<td>Shared Memory Protocol</td>
<td>A communications protocol that uses a block of memory that is accessible to both client and server. The memory block operates as a message buffer for communications.</td>
</tr>
<tr>
<td>Slot 0 Controller</td>
<td>See Slot 0 Module. Also see Resource Manager.</td>
</tr>
<tr>
<td>Slot 0 Module</td>
<td>A VXIbus device that provides the minimum VXIbus slot 0 services to slots 1 through 12 (CLK10 and the module identity lines), but that may provide other services such as CLK100, SYNC100, STARBUS, and trigger control.</td>
</tr>
<tr>
<td>SMP</td>
<td>See Shared Memory Protocol.</td>
</tr>
<tr>
<td>STARX</td>
<td>Two (2) bi-directional, 50 ohm, differential ECL lines that provide for inter-module asynchronous communication. These pairs of timed and matched delay lines connect slot 0 and each of slots 1 through 12 in a mainframe. The delay between slots is less than 5 nanoseconds, and the lines are well matched for timing skew.</td>
</tr>
<tr>
<td>STARY</td>
<td>Two (2) bi-directional, 50 ohm, differential ECL lines that provide for inter-module asynchronous communication. These pairs of timed and matched delay lines connect slot 0 and each of slots 1 through 12 in a mainframe. The delay between slots is less than 5 nanoseconds, and the lines are well matched for timing skew.</td>
</tr>
<tr>
<td>STST</td>
<td>STart/STop protocol; used to synchronize modules.</td>
</tr>
<tr>
<td>SYNC100</td>
<td>A Slot 0 signal that is used to synchronize multiple devices with respect to a given rising edge of CLK100. These signals are individually buffered and matched to less than 2ns of skew.</td>
</tr>
<tr>
<td>Synchronous Communications</td>
<td>A communications system that follows the &quot;command-response&quot; cycle model. In this model, a device issues a command to another device; the second device executes the command; then returns a response. Synchronous commands are executed in the order received.</td>
</tr>
<tr>
<td>SYSFAIL*</td>
<td>A signal line on the VMEbus that is used to indicate a failure by a device. The device that fails asserts this line.</td>
</tr>
<tr>
<td>System Clock Driver</td>
<td>A functional module that provides a 16-MHz timing signal on the Utility Bus.</td>
</tr>
</tbody>
</table>
**System Hierarchy** The tree structure of the commander/servant relationships of all devices in the system at a given time. In the VXIbus structure, each servant has a commander. A commander may also have a commander.

**Test Monitor** An executive routine that is responsible for executing the self tests, storing any errors in the ID-ROM, and reporting such errors to the Resource Manager.

**Test Program** A program, executed on the system controller, that controls the execution of tests within the test system.

**Test System** A collection of hardware and software modules that operate in concert to test a target DUT.

**TTLTRG** Open collector TTL lines used for inter-module timing and communication.

**VXIbus Subsystem** One mainframe with modules installed. The installed modules include one module that performs slot 0 functions and a given complement of instrument modules. The subsystem may also include a Resource Manager.

**Word Serial Protocol** A VXIbus word oriented, bi-directional, serial protocol for communications between message-based devices (that is, devices that include communication registers in addition to configuration registers).

**Word Serial Communications** Inter-device communications using the Word Serial Protocol.

**WSP** See Word Serial Protocol.

**10-MHz Clock** A 10 MHz, ±100 ppm timing reference. Also see CLK10.

**100-MHz Clock** A 100 MHz, ±100 ppm clock synchronized with CLK10. Also see CLK100.

**488-To-VXIbus Interface** A message based device that provides for communication between the IEEE-488 bus and VXIbus instrument modules.
Appendix D
User Service

This appendix contains service-related information that covers the following topics:

- Preventive maintenance
- User-replaceable Parts

Preventive Maintenance

You should perform inspection and cleaning as preventive maintenance. Preventive maintenance, when done regularly, may prevent malfunction and enhance reliability. Inspect and clean the module as often as conditions require by following these steps:

1. Turn off power and remove the module from the VXlbus mainframe.
2. Remove loose dust on the outside of the instrument with a lint-free cloth.
3. Remove any remaining dirt with lint-free cloth dampened in a general purpose detergent-and-water solution. Do not use abrasive cleaners.

User-Replaceable Parts

Replacement parts are available through your local Tektronix field office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available. Therefore, when ordering parts, it is important to include the following information in your order:

- Part number
- Instrument type or model number
- Instrument serial number
- Instrument modification number, if applicable.
### User-Replaceable Parts

<table>
<thead>
<tr>
<th>Part Description</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>User Manual</td>
<td>070-9153-XX</td>
</tr>
<tr>
<td>Label, Tek CDS</td>
<td>950-0938-00</td>
</tr>
<tr>
<td>Label, VXI</td>
<td>950-1075-00</td>
</tr>
<tr>
<td>Fuse, Micro 4 Amp 125 V Fast</td>
<td>159-0374-00</td>
</tr>
<tr>
<td>Collar Screw, Metric 2.5 × 11 Slotted</td>
<td>950-0952-00</td>
</tr>
<tr>
<td>Shield, Front</td>
<td>950-1328-00</td>
</tr>
<tr>
<td>Screw, Phillips Metric 2.5 × 4 FLHD SS</td>
<td>211-0867-00</td>
</tr>
</tbody>
</table>
Appendix E: Performance Verification

This procedure verifies the performance of the VX4801 Programmable Digital I/O Module. The test sequences may be performed in your current VXIbus system if it meets the requirements described in Table 2. Also, it is not necessary to complete the entire procedure if you are only interested in a specific performance area. Some tests depend on the proper operation of previously verified functions so it is best to follow the order as presented.

The following skills are required to perform this procedure:

- Thorough knowledge of test instrument operation and proper measurement techniques
- Knowledge of VXIbus system components and command language programming
- Ability and facility to construct interconnections and fixtures as needed to perform the procedure

General Information and Conventions

Please familiarize yourself with the following conventions which apply throughout this procedure:

- Each test sequence begins with a table, similar to the one below, which provides information and requirements specific to that section. The item number appearing after each piece of equipment refers to an entry in Table 1 Required Test Equipment. Immediately following the table, you will be given instructions for interconnecting the VX4801 under-test and for checking the performance parameters. Results may then be recorded on a photocopy of the Test Record on page A–23.

| Equipment Requirements | Digital Volt Meter (item 1)  
|                        | Loop-Back Cable Assembly (item 3)  
| Prerequisites          | All prerequisites listed on page A–20  

- This procedure assume that you will be using the National Instruments PC GPIB controller and software (NI-488.2M) configured as described in Table 3. In the test sequences, you will be instructed to issue Interface Bus Interactive Control (ibic) commands to set up the VX4801 under-test and other associated VXIbus test instruments. Please refer to the NI-488.2M User Manual for additional information. If you are using a different controller or software, simply substitute the equivalent commands.
NOTE: Commands to the VX4801 may be entered in upper or lower case. However, to avoid confusion between the alphanumeric characters; e.g. one (1) and L or zero (0) and o, all commands are shown in the case which provides the greatest distinction. Use special care when interpreting these characters.

Prerequisites

The verification sequences in this procedure are valid when the following requirements are met:

- The VX4801 module covers are in place and the module is installed in an approved VXIbus mainframe as described in Section 2 of the Operating Manual
- The VX4801 has passed the power-on self test
- The VX4801 is operating in an ambient environment as specified in Section 1 of the Operating Manual for a warm-up period of at least 10 minutes

Equipment Required

This Procedure uses traceable signal sources and measurement instruments. Table 1 lists the required equipment. You may use equipment other than the recommended examples if it meets the minimum requirements.

<table>
<thead>
<tr>
<th>Item Number and Description</th>
<th>Minimum Requirements</th>
<th>Example</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Digital Volt Meter (DVM)</td>
<td>5-1/2 digit, 100 VDC range, accuracy &gt; 0.002 %</td>
<td>FLUKE 8842A</td>
<td>Checking isolation impedance</td>
</tr>
<tr>
<td>2. Digital I/O Module</td>
<td>4 byte TTL/CMOS data I/O</td>
<td>Tektronix VX4801</td>
<td>Checking external functions</td>
</tr>
<tr>
<td>3. Loop-Back Cable Assembly</td>
<td>Male DB-50 Connector, two required (Tektronix part number 131-1344-00) Male DB-25 Connectors, are required (Tektronix part number 131-0570-00) 26 AWG ribbon wire</td>
<td>Assemble as shown in Figure 4</td>
<td>Checking TTL/CMOS Data I/O, Tri-State, and Handshake.</td>
</tr>
</tbody>
</table>
Appendix E: Performance Verification

VX4801 Programmable Digital I/O Module

Figure 4: Loop-Back Cable Assembly (View of Solder Side)
Appendix E: Performance Verification

VX4801 Under-Test Configuration

In order to perform this procedure, the VX4801 under-test must be installed in an approved VXIbus system. At a minimum, the system must contain the elements listed in Table 2.

Table 2: Elements of a Minimum VX4801 Under-Test System

<table>
<thead>
<tr>
<th>Item Number and Description</th>
<th>Minimum Requirements</th>
<th>Example</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. VXIbus Mainframe</td>
<td>Two available slot for VX4801 under-test and the VX4801 digital signal source (Slave) in addition to the Slot 0 controller</td>
<td>Tektronix VX1400A</td>
<td>Provides power, cooling, and backplane for VXIbus modules</td>
</tr>
<tr>
<td>2. Slot 0 Controller</td>
<td>Resource Mgr., Slot 0 Functions, IEEE 488 GPIB Interface</td>
<td>VX4521 Slot 0 Resource Mgr.</td>
<td>Provides Slot 0 functions., Resource Mgr., and GPIB/ VXIbus interface</td>
</tr>
<tr>
<td>3. VXIbus System Controller</td>
<td>VXIbus-Talker/Listener/Controller</td>
<td>IBM 486 PC with National Instruments GPIB PC2A card &amp; NI-488.2M software, GPIB cable (Tektronix P/N 012–0991-00)</td>
<td>Provides VXIbus command and response interface</td>
</tr>
<tr>
<td>4. VX4801 Under-Test</td>
<td>Not applicable</td>
<td>Not applicable</td>
<td>Verify its performance</td>
</tr>
<tr>
<td>5. VX4801-Slave</td>
<td>4 byte TTL/CMOS I/O</td>
<td>VX4801</td>
<td>Provides test signal I/O</td>
</tr>
</tbody>
</table>

Test System Configuration

Table 3 describes the VXIbus system configuration assumed in this procedure. If your configuration is different, you do not need to change it, just note that you will observe your device names and addresses in test sequences. (Note that no secondary addressing is assumed.)

Table 3: Test System Configuration (Assumed)

<table>
<thead>
<tr>
<th>Device</th>
<th>GPIB Device Name</th>
<th>VXI Slot</th>
<th>VXIbus Logical Address</th>
<th>GPIB Primary Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPIB0</td>
<td>GPIB0</td>
<td>(PC card)</td>
<td>NA</td>
<td>30</td>
</tr>
<tr>
<td>VX4521</td>
<td>VX4521</td>
<td>Slot 0</td>
<td>0D (hex)</td>
<td>13</td>
</tr>
<tr>
<td>VX4801 under-test</td>
<td>VX4801</td>
<td>Slot 1</td>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>VX4801 slave</td>
<td>slave</td>
<td>Slot 2</td>
<td>02</td>
<td>2</td>
</tr>
</tbody>
</table>
Test Record

Photocopy the Test Record, and use it to record the performance verification results for your module.

Table 4: VX4801 Test Record

<table>
<thead>
<tr>
<th>VX4801 Serial Number:</th>
<th>Temperature and Relative Humidity:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Date of Last Calibration:</td>
<td>Verification Performed by:</td>
</tr>
<tr>
<td>Certificate Number:</td>
<td>Date of Verification:</td>
</tr>
</tbody>
</table>

Table 5: VX4801 Performance Tests

<table>
<thead>
<tr>
<th>VXIbus Interface Checks</th>
<th>Logical Address, IEEE Address, Slot No., MFG., Model, etc.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table Command Response</td>
<td>1st. Response</td>
</tr>
<tr>
<td></td>
<td>2nd Response</td>
</tr>
<tr>
<td></td>
<td>3rd Response</td>
</tr>
<tr>
<td>Passed</td>
<td>Failed</td>
</tr>
<tr>
<td>Preliminary Tests</td>
<td>Self Test</td>
</tr>
<tr>
<td></td>
<td>Interrupt SRQ</td>
</tr>
<tr>
<td>TTL/CMOS I/O Data Bytes</td>
<td></td>
</tr>
<tr>
<td>Tri-State Control Signals</td>
<td>Internal</td>
</tr>
<tr>
<td></td>
<td>External</td>
</tr>
<tr>
<td>Handshake Control Signals</td>
<td>Transmit</td>
</tr>
<tr>
<td></td>
<td>Receive</td>
</tr>
</tbody>
</table>
Self Test

The VX4801 includes a built-in self test function (BITE) which is automatically executed each time the power is turned on and when the Internal Self Test (S) command is issued. BITE uses internal routines and circuitry to confirm basic I/O functionality. No external test equipment is required.

During self test, all outputs are set to a high impedance (tri-state) mode and then internal loop-back circuitry and test patterns are used to verify all I/O channels.

In addition to BITE, front panel indicator lights display the current status of power, the assertion of SYSFAIL*, backplane cycles, data handshake signals, and individual I/O data bits for each byte. The Query command may also be used at any time during operation to determine the current state of the module.

Following the VXIbus system startup sequence, the green PWR light on the VX4801 front panel indicates that the self test has passed and that the +5 V power supply is operational. If the +5 V power supply fails, or its fuse opens, the PWR light will be off, the FAILED light will be on, and SYSFAIL* will be asserted indicating a module failure.

**NOTE** If you experience an error indication from the Slot 0 Resource Manager, the VX4801-under-test, or other VXIbus module, investigate and correct the problem before proceeding. Common items to check are logical address conflicts (primary and secondary; see Table 3), breaks in the VXIbus daisy chain signals, improper seating of a module, loose GPIB cable, improperly set Slot 0 single-step switch, or loose or blown fuses.

Performance Verification Tests

The order of execution of this procedure has been chosen to minimize system setup and functional dependency. Because some tests rely on the success of their predecessors, it is recommended that you perform all sequences in order.

**VXIbus Interface**

This sequence verifies that the VX4801 configures correctly and communicates properly with your GPIB system controller.

<table>
<thead>
<tr>
<th>Equipment Requirements</th>
<th>No additional test equipment is required for this sequence.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prerequisites</td>
<td>All prerequisites listed on page A–20</td>
</tr>
</tbody>
</table>
NOTE. If you are using National Instruments NI-488.2 software you may wish to select the buffer 1 mode to allow more comfortable viewing of the ASCII response. Just type buffer 1.

1. To verify the system configuration, send the TABLE command to the Slot 0 Resource Manager and confirm the responses shown in Table 6. Your configuration may not be identical, but the responses should be similar.

**Table 6: VXIbus System Configuration**

<table>
<thead>
<tr>
<th>Command to Type</th>
<th>Response to Verify</th>
</tr>
</thead>
<tbody>
<tr>
<td>ibic</td>
<td></td>
</tr>
<tr>
<td>ibfind VX4521</td>
<td></td>
</tr>
<tr>
<td>ibwrt &quot;table&quot;</td>
<td></td>
</tr>
<tr>
<td>ibrd 200</td>
<td>03</td>
</tr>
<tr>
<td>!</td>
<td>LA 0, IEEE 13, Slot 0, MFG FF Dh, MODEL VX4521, PASS, , RM.</td>
</tr>
<tr>
<td>!</td>
<td>LA 1, IEEE 01, Slot 1, MFG FF Dh, MODEL VX4801, PASS TRIGGER; LOCK; READ STB, MESSG, 0, V1.3, NORMAL</td>
</tr>
<tr>
<td>!</td>
<td>LA 2, IEEE 02, Slot 2, MFG FF Dh, MODEL VX4801, PASS TRIGGER; LOCK; READ STB, MESSG, 0, V1.3, NORMAL</td>
</tr>
</tbody>
</table>

2. Verify the VX4801 VXIbus interrupt capability with the following steps:

NOTE. Make sure your Slot 0 controller and the VX4801 under-test are set to the same interrupt level (see User Manual for location of interrupt setting). Also, if you are using National Instruments NI-488.2 software, make sure Auto Serial Polling is disabled to prevent the SRQ from being reset prior to a visual check.

a. Enable the generation of VXI Request True interrupt and force a VXIbus interrupt with an error condition with the following commands:

```bash
ibfind VX4801
ibwrt "xae"
(Enable VXI Request True interrupt)
ibwrt "vxi"
(Observe: VX4801 ERR light is on)```
NOTE. The zero length read serves to un-address the Slot 0 controller which allows it to detect the VXIbus interrupt and assert the SRQ.

b. Check that the FAILED light on the VX4801-device-under-test is on and that the VX4521 displays an S in the second digit of the front panel indicating an SRQ pending.

c. With the following commands, perform a serial poll with the VX4801 and verify a response of 40 hexadecimal which indicates that it was the interrupting device. Also, verify that the VX4521 Slot 0 controller SRQ is no longer asserted. Finally, perform a second serial poll and observe a response of 0, indicating no interrupt pending:

```ibrd 0
(Observe: VX4521 Slot 0 indicates S in 2nd digit)
```

```ibrsp
(Observe: VX4521 no longer displays S)
```  

```ibrsp
(Observe: VX4801 response = 0; interrupt cleared)
```

d. Perform a Status Query (ASCII) and verify that the ERR light is off, and then read the error message:

```ibwr "qa"
(Obs: VX4801 ERR light is off)
```

```ibrd 100
(Observe: SYNTAX ERROR.. )
```

### TTL/CMOS I/O

This test sequence verifies that each eight bit port (6) of the VX4801 can provide both active high and low TTL/CMOS inputs and outputs.

<table>
<thead>
<tr>
<th>Equipment Requirements</th>
<th>Loop-back assembly (item 3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prerequisites</td>
<td>All prerequisites listed on page A–20</td>
</tr>
</tbody>
</table>

1. Attach the loop-back assembly as shown in Figure 4, which connects the odd bytes to the even bytes respectively (0 to 1, 2 to 3, 4 to 5).
2. Perform a self test and query for any error codes (in ASCII format) with the VX4801 device-under-test and the Slave VX4801:

```plaintext
ibfind Slave
ibwrt "s;qa"
ibrd 100
(Observe: NO ERRORS)
set VX4801
ibwrt "s;qa"
ibrd 100
(Observe: NO ERRORS)
```

**NOTE** If at any time in this procedure you do not observe the result expected, check the front panel error light and/or perform an error Status Query (ibwrt “qa”<cr> ibrd 100<cr>). No additional commands will be accepted until an error condition is cleared.

3. Verify the odd byte data inputs and the even byte data outputs with the following steps:

   a. Reset the VX4801 to its power-up state and then set its mode for the odd bytes (1, 3, 5) to be active low inputs, for the even bytes (0, 2, 4) to be active high outputs loaded with a Load Output value of 55, and set the tri-state function to be inactive (* => all bytes, i => inactive):

```plaintext
set VX4801
ibwrt "r;m135iL024oh;L024d55;t*i"
```

   b. Perform an input of all bytes and verify a response of 55AA55AA55AA:

```plaintext
ibwrt "i**"
ibrd 100
(Observe: 55AA55AA55AA)
```

   c. Repeat the previous test with the logic sense reversed; i.e. odd bytes (1, 3, 5) set to active high and the even bytes set to active low. Verify the complementary response:

```plaintext
ibwrt "m135ih024oL"
ibwrt "i**"
ibrd 100
(Observe: AA55AA55AA55)
4. To verify the even byte data inputs and the odd byte data outputs, reset the VX4801 to its power-up state and then set its mode for the even bytes (0, 2, 4) to be active low inputs, for the odd bytes (1, 3, 5) to be active high outputs loaded with a Load Output value of 55, and set the tri-state function to be inactive. Perform an input of all bytes and verify an AA55AA55AA55 response and then reverse the logic sense of the even and odd bytes and verify the complementary response of 55AA55AA55:

```
ibwrt "r;m024iL135oh;L135d55;i*t*i"
ibwrt "i*"
ibrd 100
(Observable: AA55AA55AA55)
ibwrt "m024ih135oL"
ibwrt "i*"
ibrd 100
(Observable: 55AA55AA55AA)
```

**Tri-State Function**

This test sequence verifies that the internal tri-state commands and the external tri-state signals are functioning properly for each I/O byte.

**NOTE.** Each I/O signal has an internal 22 kΩ pull-up to +5 V which will appear as a high logic level when the in tri-state mode.

<table>
<thead>
<tr>
<th>Equipment Requirements</th>
<th>Loop-back assembly (item 3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prerequisites</td>
<td>All prerequisites listed on page A–20</td>
</tr>
</tbody>
</table>

1. Install the loop-back assembly on the VX4801 under-test and the slave VX4801 as shown in Figure 4.

2. Verify the internal tri-state command with the following steps:

   a. Reset the VX4801 to its power-on default state (all bytes initially tri-stated). Then set its mode for the odd bytes to be active high inputs and for even bytes to be active high outputs with a Load Output value of 00. Finally, leave the even (output) bytes tri-stated, but set the odd (input) byte tri-states to be inactivate. Perform an input of all bytes and verify that the even bytes are in tri-state mode and not driving the odd byte inputs (odd inputs not pulled low):

   ```
   set VX4801
   ```
ibwrt "r;m135ih024oh;L024d00;t135i"
ibwrt "i*"
ibrd 100
(Observe: response of 00FF00FF00FF)

b. Repeat the above test, this time with the even bytes set as inputs and the odd bytes set as tri-stated outputs. Perform an input of all bytes and verify that the even bytes are in tri-state mode and not driving the even byte inputs (even inputs not pulled low):

ibwrt "r;m024ih135oh;L135d00;t024i"
ibwrt "i*"
ibrd 100
(Observe: response of FF00FF00FF00)

3. Verify the external tri-state signals with the following steps:

a. Set up the Slave VX4801 to disable the external tri-state signals (ETS0 - ETS5) to the VX4801 device-under-test:

set slave
ibwrt "r;m0oh;L0dFF;t0i"

b. Set up the VX4801-device-under-test for odd bytes to be inputs, for even bytes to be outputs with a Load Output value of 00, and for internal tri-state to be inactive for all bytes. Read all bytes and verify the 00 output value on all bytes (internal tri-state inactive):

set VX4801
ibwrt "r;m135ih024oh;L024d00;t*i"
ibwrt "i*"
ibrd 100
(Observe: response of 000000000000)

c. Set the Slave to assert the external tri-state signals to the even bytes of the VX4801 and verify a response of 00FF00FF00FF:

set slave
ibwrt "L0daa"
ibwrt "i*"
set VX4801
Appendix E: Performance Verification

ibwr "i"
ibrd 100
(Observe: response of 00FF00FF00FF)

d. Set the Slave to un-assert external tri-state signals. Then set the VX4801 for the odd bytes to be inputs, for the even bytes to be outputs with a Load Output value of 00, and for internal tri-state to be inactive for all bytes. Read all bytes and verify the 00 output value on all bytes (internal tri-state inactive):

set slave
ibwr "L0dFF"
ibwr "i"
set VX4801
ibwr "r;mO24ih135oh;L135d00;*i"
ibwr "i"
ibrd 100
(Observe: response of 000000000000)

e. Set the Slave to assert the external tri-state signals to the odd bytes of the VX4801 and verify a response of FF00FF00FF00:

set slave
ibwr "L0d55"
ibwr "i"
set VX4801
ibwr "i"
ibrd 100
(Observe: response of FF00FF00FF00)
Check Handshake

This test sequence verifies that data can be transferred to and from the VX4801 using the four handshake signal lines Data Ready (DRD), Data Acknowledge (DAK), Ready for Data (RFD), and Data Available (DAV).

**NOTE.** Typing errors will result in a VX4801 error condition which must be cleared before subsequent commands will be recognized. If at any time you suspect that an error condition exists, send an error query and read the result before continuing with the test sequence (ibwrt “qa” <cr>, ibrd 100 <cr>).

<table>
<thead>
<tr>
<th>Equipment Requirements</th>
<th>Loop-back assembly (item 3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prerequisites</td>
<td>All prerequisites listed on page A–20</td>
</tr>
</tbody>
</table>

1. Connect the loop-back assembly as shown in figure 4.

2. Using the following steps, verify a data byte transfer 55 hexadecimal from the VX4801 (byte 5) to the Slave (byte 3) using the Ready for Data (RFD) from the Slave and the Data Valid (DAV) from the VX4801:

   a. Set the VX4801 for a positive edge handshake, to update the output data on receipt of a Ready For Data (RFD) strobe, to update the input data on receipt of a Data Ready (DRD) strobe, and for byte 5 to be an active high output, initialized with a Load Output data value of 55 hexadecimal and with its tri-state inactive:

   ```
   set VX4801
   ibwrt "r;p*+;urd;m5oh;l5d55;t5i"
   ```

   b. Set the Slave mode for byte 2 to be an active high output (for assertion of RFD), for bytes 1 and 3 to be active high inputs (byte 1 to detect DAV and byte 3 to input data), and for all tri-states to be inactive:

   ```
   set Slave
   ibwrt "r;m2oh13i;h;t*i"
   ```

   c. Set the Slave to input byte 1 (with all bits masked except bit 1) and byte 3 and verify that DAV is un-asserted (i.e. byte 1, bit 0 = 0) and consequently, that there is no data (byte 3 = 00):

   ```
   ibwrt "i1&01/3"
   ibrd 100"
   ```
   (Observe: 0000 and VX4801 DAV light off)
Appendix E: Performance Verification

d. Set the Slave to initialize byte 2 with an Output Data value of 01 (asserts RFD to the VX4801) and verify that the VX4801 correspondingly asserts DAV:

\[
\text{ibwrt } "L2d01"
\]

(Observe: VX4801 DAV light on)

e. Set the Slave to input bytes 1 and 3 and verify receipt of DAV (byte 1 bit 1 = 1) and data (byte 3 = 55):

\[
\text{ibwrt } "i1&01/3"
\]

\[
\text{ibrd } 100
\]

(Observe: 0155 return value)

3. Using the following steps, verify a data byte transfer (AA hex) from the Slave (byte 5) to the VX4801 (byte 3) using the Data Ready (DRD) and Data Acknowledge (DAK) handshake lines:

a. Set the Slave mode for byte 2 and 3 to be active high outputs, with byte 3 initialized to a Load Output data value of AA, and set all tri-states to be inactive:

\[
\text{ibwrt } "r;m23oh;L3dAA;*t*i"
\]

b. Set the VX4801 for a positive edge handshake, to update the output date on receipt of a DRD strobe, to update the input data on receipt of a DRD strobe, and for byte 5 to be an active high input with its tri-state inactive (note that after the data is strobed in with DRD from the slave, the VX4801 will in turn generate the DAK, but only after the controller has read the data byte):

\[
\text{set VX4801}
\]

\[
\text{ibwrt } "r;*_p+;urd;m5ih;t5i"
\]

c. Send a byte 5 input command to the VX4801, and verify that a response of N, indicating that the module is waiting for a DRD strobe:

\[
\text{ibwrt } "i5"
\]

\[
\text{ibrd } 100
\]

(Observe N; waiting for DRD strobe)

d. Set the Slave to send a DRD strobe (byte 2, bit 2) and then verify that the VX4801 DAK light is off:

\[
\text{set Slave}
\]

\[
\text{ibwrt } "L2d02"
\]

(Send DRD to VX4801; observe DAK light off)
Appendix E: Performance Verification

e. Send a byte 5 input command to the VX4801 and verify that the DAK light is on. Then read the data, observe a response of AA, perform a second read and observe that the VX4801 is again waiting for a DRD strobe:

```plaintext
set VX4801
(Observe VX4801 DAK light off)
ibwrt "i5"
(Observe DAK light on)
ibrd 100
(Observe AA response)
ibwrt "i5"
ibrd 100
(Observe N response, indicating waiting for DRD)
```

This completes the VX4801 verification procedure.